iverilog/tgt-vvp
Lars-Peter Clausen d746c592b2 tgt-vvp: Fix out-of-bounds compressed assignment to arrays
If the index of an array access is known to be out-of-bounds during
elaboration it is replaced with 'x. In the tgt-vvp backend that is handling
compressed array assignments there is an assert() that triggers if the
index is an undefined immediate.

There is already an existing code path that is capable of handling
out-of-bounds access. Remove the assert and set the index to ULONG_MAX to
trigger taking the out-of-bound access path.

On this out-of-bounds path the write to the array is skipped. But this
leaves the result on the vector stack. Insert the `%pop/vec4` instruction
to make sure it is removed.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
2022-05-21 21:15:20 +02:00
..
COPYING.lesser Move GNU lesser to tgt-vvp since that is the only place where LGPL code is located 2020-11-14 19:03:27 -08:00
Makefile.in tgt-vvp: Remove unused draw_eval_bool64() 2022-05-04 11:45:46 +02:00
README.txt Spelling fixes in .txt files 2015-05-25 12:52:03 -07:00
cppcheck.sup Update tgt- directories with cppcheck suggested fixes 2021-01-02 13:31:26 -08:00
draw_class.c Allow class properties to be arrayed. 2014-09-15 17:37:30 -07:00
draw_delay.c Fix for GitHub issue #96 - support mixed constant/variable delays in vvp. 2016-04-02 19:55:56 +01:00
draw_enum.c updated FSF-address 2012-08-29 10:12:10 -07:00
draw_mux.c Fix for GitHub issue #96 - support mixed constant/variable delays in vvp. 2016-04-02 19:55:56 +01:00
draw_net_input.c Fix GitHub issue #356 - use pull strength for tri0/tri1 tie-offs. 2020-08-06 14:20:16 +01:00
draw_substitute.c Handle some tricky conditions assignments to parts. 2014-07-14 16:46:58 -07:00
draw_switch.c Increase the thread flag count from 256 to 512 2020-05-31 12:39:54 -07:00
draw_ufunc.c Functions that return strings pass the return value on the stack. 2016-03-01 15:38:28 -08:00
draw_vpi.c Fix some cppcheck warnings in tgt-vvp 2020-12-31 23:19:34 -08:00
eval_condit.c tgt-vvp: Short circuit logical operators 2021-12-30 18:56:39 +01:00
eval_expr.c A value of all X or Z can be an immediate number 2020-07-29 23:00:09 -07:00
eval_object.c tgt-vvp: Allow dynamic array new for vectors with multiple packed dimensions 2022-03-12 12:17:08 +01:00
eval_real.c Add support for pop_back/front without () 2020-07-25 22:16:54 -07:00
eval_string.c Add support for pop_back/front without () 2020-07-25 22:16:54 -07:00
eval_vec4.c Add support for logical implication 2022-02-13 18:48:16 -08:00
modpath.c Fix GitHub issue #315 - support modpath delays on multiply-driven nets. 2020-04-02 10:56:03 +01:00
stmt_assign.c tgt-vvp: Fix out-of-bounds compressed assignment to arrays 2022-05-21 21:15:20 +02:00
vvp-s.conf.in Remove redundant back-end selections. 2008-09-07 16:43:54 -07:00
vvp.c Update main component Copyright to 2021 2021-01-10 14:32:30 -08:00
vvp.conf.in Remove redundant back-end selections. 2008-09-07 16:43:54 -07:00
vvp_config.h.in Remove "using namespace std" from vvp header files and fix the fallout. 2021-11-04 17:02:07 +00:00
vvp_priv.h tgt-vvp: Remove unused draw_eval_bool64() 2022-05-04 11:45:46 +02:00
vvp_process.c Support recursive functions using `return` statement 2022-04-11 22:03:02 +02:00
vvp_scope.c Further fixes for vvp code generation for c. assign of an array word. 2022-03-19 10:22:49 +00:00

README.txt

THE VVP TARGET

SYMBOL NAME CONVENTIONS

There are some naming conventions that the vvp target uses for
generating symbol names.

* wires and regs

Nets and variables are named V_<full-name> where <full-name> is the
full hierarchical name of the signal.

* Logic devices

Logic devices (and, or, buf, bufz, etc.) are named L_<full_name>. In
this case the symbol is attached to a functor that is the output of
the logic device.


GENERAL FUNCTOR WEB STRUCTURE

The net of gates, signals and resolvers is formed from the input
design. The basic structure is wrapped around the nexus, which is
represented by the ivl_nexus_t.

Each nexus represents a resolved value. The input of the nexus is fed
by a single driver. If the nexus in the design has multiple drivers,
the drivers are first fed into a resolver (or a tree of resolvers) to
form a single output that is the nexus.

The nexus, then, feeds its output to the inputs of other gates, or to
the .net objects in the design.