Files
iverilog/vvp
Dag Lem ba7da9d5a5 Guard against overflow / wrap around of internal part-select bit address
Internally, the maximum address space of a vector is 31 bits + a sign bit
to signal invalid addresses (out of bounds or has one or more x or z bits).

This commit ensures that unsigned part-select bit addresses which would
otherwise overflow and wrap around within this address space are correctly
handled as out of bounds.
2024-09-16 23:50:24 +02:00
..
2022-12-26 17:16:26 -05:00
2022-12-28 00:00:31 -08:00
2022-06-20 22:59:12 +02:00
2016-02-03 22:25:57 -08:00
2022-06-20 22:52:56 +02:00
2022-12-28 00:00:31 -08:00
2023-08-29 09:54:39 +02:00
2023-08-29 09:54:39 +02:00
2015-10-02 09:43:54 -07:00
2024-07-21 11:19:41 -07:00
2015-12-14 21:08:17 -08:00
2022-12-28 00:00:31 -08:00
2022-12-28 00:00:31 -08:00
2022-12-28 00:00:31 -08:00
2022-12-28 00:00:31 -08:00
2022-12-18 10:18:10 -05:00
2024-01-20 12:42:55 -08:00
2021-01-01 00:20:26 -08:00
2022-12-28 00:00:31 -08:00
2024-01-20 17:46:02 -08:00