Files
iverilog/tgt-stub
steve 9ce2806710 Fix synth2 handling of aset/aclr signals where
flip-flops are split by begin-end blocks.
2002-10-23 01:45:24 +00:00
..
2000-08-12 16:34:37 +00:00