mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-28 16:53:45 +02:00
SystemVerilog allows fewer actual arguments than formal arguments when all remaining formal arguments have default values.
SystemVerilog allows fewer actual arguments than formal arguments when all remaining formal arguments have default values.