mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-29 01:03:29 +02:00
17 lines
289 B
Verilog
17 lines
289 B
Verilog
// Check that passing empty arguments to a function without any ports is an
|
|
// error.
|
|
|
|
module test;
|
|
|
|
function f();
|
|
return 42;
|
|
endfunction
|
|
|
|
initial begin
|
|
integer x;
|
|
x = f( , ); // This should fail. The function takes no arguments.
|
|
$display("FAILED");
|
|
end
|
|
|
|
endmodule
|