This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
iverilog
mirror of
https://github.com/steveicarus/iverilog.git
Watch
1
Star
0
Fork
You've already forked iverilog
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
20d82bbdcb
iverilog
/
ivtest
/
ivltests
/
br_gh230.v
10 lines
105 B
Verilog
Raw
Blame
History
module
test
(
)
;
reg
[
7
:
0
]
array
[
3
:
0
]
[
3
:
0
]
;
initial
begin
$dumpvars
(
0
,
array
[
0
]
[
0
]
[
0
]
)
;
end
endmodule
Reference in New Issue
View Git Blame
Copy Permalink