luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-22 05:47:31 +02:00
Code Issues Packages Projects Releases Wiki Activity
4,749 Commits 24 Branches 236 Tags
s20080830
Commit Graph
6 Commits
Author SHA1 Message Date
steve cee34f8a8a Support time0 resolution of combinational threads. 2003-09-04 20:28:05 +00:00
steve 5b351599f0 Allow attributes on Verilog 2001 port declarations. 2003-07-04 03:57:18 +00:00
steve f7162eb538 Spelling fixes. 2003-06-25 01:49:06 +00:00
steve ccf4d4d7da Module attributes from the parser 
through to elaborated form.
 2003-06-20 00:53:19 +00:00
steve e941e7e805 Spelling fixes. 2003-01-30 16:23:07 +00:00
steve 90c6bc3a61 Add attributes documentation. 2002-08-10 22:27:00 +00:00