luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-29 01:03:29 +02:00
Code Issues Packages Projects Releases Wiki Activity
90 Commits 24 Branches 236 Tags
s19990529
Commit Graph
3 Commits
Author SHA1 Message Date
steve e2a37a8ccd Add support for module parameters. 1999-02-21 17:01:57 +00:00
steve fb439c78b9 Add the LineInfo class to carry the source file 
location of things. PGate, Statement and PProcess.

 elaborate handles module parameter mismatches,
 missing or incorrect lvalues for procedural
 assignment, and errors are propogated to the
 top of the elaboration call tree.

 Attach line numbers to processes, gates and
 assignment statements.
 1999-01-25 05:45:56 +00:00
steve 3fb7a053be Introduce verilog to CVS. 1998-11-03 23:28:49 +00:00