luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
9,541 Commits 23 Branches 234 Tags 42 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Lars-Peter Clausen 9553a872da Add regression test for compressed assignment statement in genvar loops 
Check that compressed assignment statements are supported for genvar loops.
This is supported in SystemVerilog, but not in Verilog.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2022-12-04 14:37:21 -08:00