Check that compressed assignment statements are supported for genvar loops. This is supported in SystemVerilog, but not in Verilog. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>