luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
10,240 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

4 Commits

Author SHA1 Message Date
Cary R 8616e3d6fa Fix space/tab problem. 2013-09-23 10:32:54 -07:00
Stephen Williams 1b79df810f Handle DFF with clock-enable in blif code generator 
In the ASIC universe, it is (probably) OK to replace a DFF CE
with a mux of the D input with the Q output. The idea is that
if the CE is true, the DFF latches D, but if CE is false, the DFF
re-latches the current output.
 2013-08-25 12:27:57 -07:00
Stephen Williams 9dde4b705d Detect and synthesize FF clock enables. 
Too bad BLIF doesn't support 'em.
 2013-08-25 12:27:57 -07:00
Stephen Williams d209d8ee39 blif support for IVL_LPM_FF devices. 2013-08-25 12:27:56 -07:00