luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-09-04 08:34:09 +02:00
Code Issues Packages Projects Releases Wiki Activity
10,550 Commits 24 Branches 236 Tags
9bbdb0da0ebb2bd2d06fbfbe2cc85629d59cbd6a
Commit Graph
5 Commits
Author SHA1 Message Date
Arun Persaud f5aafc32f9 updated FSF-address 2012-08-29 10:12:10 -07:00
Cary R 6ae1f64c3c Add some casts in libveriuser to remove warnings. 
The Cygwin compiler is a bit picky. This patch adds some casts
to remove compilation warnings. In the past I have had warnings
off because of problems with the STL, but for C directories
like this it makes sense to enable the warnings. It also does
not recognize that an assert(0) or assert(false) ends a routine
so it complains about no return at end of function or variables
not being defined.
 2009-12-11 21:48:01 -08:00
steve ea33862632 Add PLI_TRACE tracing of PLI1 modules. 
Add tf_isetdelay and friends, and add
 callback return values for acc_vcl support.
 2003-05-18 00:16:35 +00:00
steve 52bf4e613f conditional ident string using autoconfig. 2002-08-12 01:34:58 +00:00
steve d6b5c67313 Add a bunch of acc/tf functions. (mruff) 2002-06-07 02:58:58 +00:00