luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
6,137 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

3 Commits

Author SHA1 Message Date
Pawel Szostek 830b7cf122 Add basic instantiation list handling in VHDL 
A class for representing instantiation list has
been added.
 2011-04-02 09:27:58 -07:00
Pawel Szostek 26e6865bef Add entity aspects to VHDL parsing 
Entity aspects are now recognized and parsed
into corresponding objects. A new class (entity_aspect)
has been added.
 2011-04-01 17:03:45 -07:00
Stephen Williams abb03632dd Basic elaboration of vhdl component instantiations. 
This gets us as far as emiting a component instantiation. Very little
error checking/elaboration is done, so there is room for improvement,
but this is a working stub.
 2011-03-31 19:07:43 -07:00