Verilog compiler directives are free-form and, subject to semantic rules, can appear anywhere in the source code. Whilst it is common practice to write them on a separate line, we should handle all legal syntax.
Martin Whitaker