luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
9,421 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Lars-Peter Clausen 026d552be1 Add regression test for module port range mismatch 
Check that a range mismatch is detected for non-ANSI module ports when port
direction and data type are declared separately.

An error should be reported and no crash should occur.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2022-03-13 11:07:10 +01:00