luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
9,421 Commits 23 Branches 234 Tags 41 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Lars-Peter Clausen f53a95840a Add regression tests for module output variable type ports 
Check that a output port that has a explicit data type, but no explicit
net type is elaborated as a variable type port.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2022-02-27 13:28:26 +01:00