luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
10,111 Commits 23 Branches 234 Tags 42 MiB
Commit Graph

1 Commits

Author SHA1 Message Date
Lars-Peter Clausen c5f98fb671 Add regression tests for partial ANSI port declarations 
Check that it is possible to declare module ports with only partial
attributes. Other attributes should be inherited from the previous port in
the list or use the default.

Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
 2023-06-30 06:09:45 -07:00