luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fix space issues

This commit is contained in:
Cary R 2023-09-04 14:14:45 -07:00
parent 807058e3a4
commit f50cc35d2f
2 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
ivtest/ivltests/sdf_interconnect4.sdf
View File

@ -13,7 +13,7 @@
(CELL
(CELLTYPE "my_design")
(INSTANCE)
(INSTANCE)
(DELAY
(ABSOLUTE
(INTERCONNECT a[0] buffer0.in (0.000:0.020:0.000) (0.000:0.020:0.000))
@ -35,7 +35,7 @@
)
)
)
(CELL
(CELLTYPE "buffer")
(INSTANCE buffer1)
@ -45,7 +45,7 @@
)
)
)
(CELL
(CELLTYPE "buffer")
(INSTANCE buffer2)

6
ivtest/ivltests/sdf_interconnect4.v
View File

@ -45,10 +45,10 @@ module top;
$sdf_annotate("ivltests/sdf_interconnect4.sdf", my_design_inst);
$monitor("time=%0t a=%b b=%b", $realtime, a, b);
end
reg [2:0] a;
wire [2:0] b;
initial begin
#5;
a <= 3'b000;
@ -57,7 +57,7 @@ module top;
#10;
$finish;
end
my_design my_design_inst (
.a (a),
.b (b)