luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Fully qualify std.textio.Output to avoid name collisions

This commit is contained in:
Nick Gasson 2008-06-04 21:58:51 +01:00
parent c3ac1aac8c
commit e258058cf1
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tgt-vhdl/stmt.cc
View File

@ -35,8 +35,6 @@
* It's possible, although quite unlikely, that there will be
* name collision with an existing variable called
* `Verilog_Display_Line' -- do something about this?
* It's also possible for there to be a name collision with
* the special variable `Output'.
*/
static int draw_stask_display(vhdl_process *proc, ivl_statement_t stmt)
{
@ -80,7 +78,7 @@ static int draw_stask_display(vhdl_process *proc, ivl_statement_t stmt)
// WriteLine(Output, Verilog_Display_Line)
vhdl_pcall_stmt *write_line = new vhdl_pcall_stmt("WriteLine");
write_line->add_expr(new vhdl_var_ref("Output"));
write_line->add_expr(new vhdl_var_ref("std.textio.Output"));
write_line->add_expr(new vhdl_var_ref(display_line));
proc->add_stmt(write_line);