luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Allow multiple procedural assignents to same part of mixed-mode variables. 

If we have a variable which is part driven by a continuous assignment,
the parts that are not driven by that assignment can be the target of
more than one procedural assignment. So we need to only test the cassign
mask, not test and set it, when elaborating the procedural assignments.
This commit is contained in:
Martin Whitaker 2024-02-03 21:12:05 +00:00
parent abb9959339
commit d4759e02aa
1 changed files with 3 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
elab_lval.cc
View File

@ -614,8 +614,7 @@ bool PEIdent::elaborate_lval_net_bit_(Design*des,
if ((reg->type()==NetNet::UNRESOLVED_WIRE) && !is_force) {
ivl_assert(*this, reg->coerced_to_uwire());
bool rct = reg->test_and_set_part_driver(loff+lwid-1, loff);
if (rct) {
if (reg->test_part_driven(loff+lwid-1, loff)) {
report_mixed_assignment_conflict_("slice");
des->errors += 1;
return false;
@ -684,8 +683,7 @@ bool PEIdent::elaborate_lval_net_bit_(Design*des,
if ((reg->type()==NetNet::UNRESOLVED_WIRE) && !is_force) {
ivl_assert(*this, reg->coerced_to_uwire());
bool rct = reg->test_and_set_part_driver(loff, loff);
if (rct) {
if (reg->test_part_driven(loff, loff)) {
report_mixed_assignment_conflict_("bit select");
des->errors += 1;
return false;
@ -771,8 +769,7 @@ bool PEIdent::elaborate_lval_net_part_(Design*des,
if ((reg->type()==NetNet::UNRESOLVED_WIRE) && !is_force) {
ivl_assert(*this, reg->coerced_to_uwire());
bool rct = reg->test_and_set_part_driver(msb, lsb);
if (rct) {
if (reg->test_part_driven(msb, lsb)) {
report_mixed_assignment_conflict_("part select");
des->errors += 1;
return false;