luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-29 01:03:29 +02:00
Code Issues Packages Projects Releases Wiki Activity

New things are supported.

Browse Source
This commit is contained in:
steve
1999-06-07 03:45:54 +00:00
parent 66ac537c43
commit acdb2152fa
1 changed files with 5 additions and 7 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.txt
+5 -7
View File
@@ -219,16 +219,14 @@ To run the program
5.0 Unsupported Constructs
IVL is in development - as such it still only supports a subset
IVL is in development - as such it still only supports a (growing) subset
of verilog. Below is a description of some of the currently unsupported
verilog features.
Event Control - ??
- Lvalue bit ranges - Example: regvalue [7:3] = 5'b0;
Lvalue bit ranges - Example: regvalue [7:3] = 5'b0;
- Complex delay expressions, specifically min,typ,max expressions.
Non-blocking Assignment - Example: regvalue <= 5'b0;
- Tasks/functions
Complex delay expressions - ??
Tasks/functions
- Other things I forgot to mention.