luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove useless comments in output

This commit is contained in:
Nick Gasson 2008-06-02 20:24:25 +01:00
parent 17ae0a6a09
commit ab6ae621cb
3 changed files with 6 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tgt-vhdl/process.cc
View File

@ -40,8 +40,8 @@ static int generate_vhdl_process(vhdl_entity *ent, ivl_process_t proc)
const char *type = ivl_process_type(proc) == IVL_PR_INITIAL const char *type = ivl_process_type(proc) == IVL_PR_INITIAL
? "initial" : "always"; ? "initial" : "always";
std::ostringstream ss; std::ostringstream ss;
ss << "Generated from " << type << " process in scope "; ss << "Generated from " << type << " process in ";
ss << ivl_scope_name(scope); ss << ivl_scope_tname(scope);
vhdl_proc->set_comment(ss.str()); vhdl_proc->set_comment(ss.str());
// Store it in the entity's architecture // Store it in the entity's architecture

10
tgt-vhdl/scope.cc
View File

@ -48,9 +48,7 @@ static vhdl_entity *create_entity_for(ivl_scope_t scope)
// Build a comment to add to the entity/architecture // Build a comment to add to the entity/architecture
std::ostringstream ss; std::ostringstream ss;
ss << "Generated from " << ivl_scope_name(scope); ss << "Generated from Verilog module " << ivl_scope_tname(scope);
ss << " (" << ivl_scope_def_file(scope) << ":";
ss << ivl_scope_def_lineno(scope) << ")";
arch->set_comment(ss.str()); arch->set_comment(ss.str());
ent->set_comment(ss.str()); ent->set_comment(ss.str());
@ -97,10 +95,8 @@ static int draw_module(ivl_scope_t scope, ivl_scope_t parent)
// And an instantiation statement // And an instantiation statement
const char *inst_name = ivl_scope_basename(scope); const char *inst_name = ivl_scope_basename(scope);
vhdl_comp_inst *inst = new vhdl_comp_inst(inst_name, ent->get_name().c_str()); vhdl_comp_inst *inst =
std::ostringstream ss; new vhdl_comp_inst(inst_name, ent->get_name().c_str());
ss << "Generated from " << ivl_scope_name(scope);
inst->set_comment(ss.str());
parent_arch->add_stmt(inst); parent_arch->add_stmt(inst);
} }
else { else {

2
tgt-vhdl/vhdl_element.cc
View File

@ -208,7 +208,7 @@ void vhdl_process::emit(std::ofstream &of, int level) const
of << "begin"; of << "begin";
newline(of, level); newline(of, level);
// ...statements... // ...statements...
of << "wait;"; // Just to stop the simulation hanging of << " wait;"; // Just to stop the simulation hanging
newline(of, level); newline(of, level);
of << "end process;"; of << "end process;";
newline(of, level); newline(of, level);