mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-09-08 20:26:41 +02:00
A real wire needs an explicit initial value.
To keep valgrind happy we need to give real wires an explicit initial value of 0.0.
This commit is contained in:
@@ -911,6 +911,7 @@ vvp_vector4_t vvp_wire_vec8::vec4_value() const
|
||||
}
|
||||
|
||||
vvp_wire_real::vvp_wire_real()
|
||||
: bit_(0.0)
|
||||
{
|
||||
}
|
||||
|
||||
|
||||
Reference in New Issue
Block a user