luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Support the start() method.

This commit is contained in:
steve 1999-01-01 01:44:56 +00:00
parent 1e0660522f
commit a4ce4d97ba
1 changed files with 42 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

58
vvm/vvm_gates.h
View File

@ -19,7 +19,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#if !defined(WINNT) #if !defined(WINNT)
#ident "$Id: vvm_gates.h,v 1.4 1998/12/20 02:05:41 steve Exp $" #ident "$Id: vvm_gates.h,v 1.5 1999/01/01 01:44:56 steve Exp $"
#endif #endif
# include "vvm.h" # include "vvm.h"
@ -55,17 +55,23 @@ template <unsigned WIDTH, unsigned long DELAY> class vvm_and {
explicit vvm_and(vvm_out_event::action_t o) explicit vvm_and(vvm_out_event::action_t o)
: output_(o) { } : output_(o) { }
void init(unsigned idx, vvm_bit_t val) { input_[idx-1] = val; } void init(unsigned idx, vvm_bit_t val)
{ input_[idx-1] = val; }
void start(vvm_simulation*sim)
{ vvm_event*ev = new vvm_out_event(sim, compute_(), output_);
if (DELAY > 0)
sim->insert_event(DELAY, ev);
else
sim->active_event(ev);
}
void set(vvm_simulation*sim, unsigned idx, vvm_bit_t val) void set(vvm_simulation*sim, unsigned idx, vvm_bit_t val)
{ if (input_[idx-1] == val) { if (input_[idx-1] == val)
return; return;
input_[idx-1] = val; input_[idx-1] = val;
vvm_bit_t outval = input_[0];
for (unsigned i = 1 ; i < WIDTH ; i += 1)
outval = outval & input_[i];
vvm_event*ev = new vvm_out_event(sim, outval, output_); vvm_event*ev = new vvm_out_event(sim, compute_(), output_);
if (DELAY > 0) if (DELAY > 0)
sim->insert_event(DELAY, ev); sim->insert_event(DELAY, ev);
else else
@ -73,6 +79,13 @@ template <unsigned WIDTH, unsigned long DELAY> class vvm_and {
} }
private: private:
vvm_bit_t compute_() const
{ vvm_bit_t outval = input_[0];
for (unsigned i = 1 ; i < WIDTH ; i += 1)
outval = outval & input_[i];
return outval;
}
vvm_bit_t input_[WIDTH]; vvm_bit_t input_[WIDTH];
vvm_out_event::action_t output_; vvm_out_event::action_t output_;
}; };
@ -122,6 +135,7 @@ template <unsigned long DELAY> class vvm_not {
{ } { }
void init(unsigned, vvm_bit_t) { } void init(unsigned, vvm_bit_t) { }
void start(vvm_simulation*) { }
void set(vvm_simulation*sim, unsigned, vvm_bit_t val) void set(vvm_simulation*sim, unsigned, vvm_bit_t val)
{ vvm_bit_t outval = not(val); { vvm_bit_t outval = not(val);
@ -171,24 +185,33 @@ template <unsigned WIDTH, unsigned long DELAY> class vvm_xor {
explicit vvm_xor(vvm_out_event::action_t o) explicit vvm_xor(vvm_out_event::action_t o)
: output_(o) { } : output_(o) { }
void init(unsigned idx, vvm_bit_t val) { input_[idx-1] = val; } void init(unsigned idx, vvm_bit_t val)
{ input_[idx-1] = val; }
void set(vvm_simulation*sim, unsigned idx, vvm_bit_t val) void start(vvm_simulation*sim)
{ if (input_[idx-1] == val) { vvm_event*ev = new vvm_out_event(sim, compute_(), output_);
return;
input_[idx-1] = val;
vvm_bit_t outval = input_[0];
for (unsigned i = 1 ; i < WIDTH ; i += 1)
outval = outval ^ input_[i];
vvm_event*ev = new vvm_out_event(sim, outval, output_);
if (DELAY > 0) if (DELAY > 0)
sim->insert_event(DELAY, ev); sim->insert_event(DELAY, ev);
else else
sim->active_event(ev); sim->active_event(ev);
} }
void set(vvm_simulation*sim, unsigned idx, vvm_bit_t val)
{ if (input_[idx-1] == val)
return;
input_[idx-1] = val;
start(sim);
}
private: private:
vvm_bit_t compute_() const
{ vvm_bit_t outval = input_[0];
for (unsigned i = 1 ; i < WIDTH ; i += 1)
outval = outval ^ input_[i];
return outval;
}
vvm_bit_t input_[WIDTH]; vvm_bit_t input_[WIDTH];
vvm_out_event::action_t output_; vvm_out_event::action_t output_;
}; };
@ -292,6 +315,9 @@ class vvm_pevent {
/* /*
* $Log: vvm_gates.h,v $ * $Log: vvm_gates.h,v $
* Revision 1.5 1999/01/01 01:44:56 steve
* Support the start() method.
*
* Revision 1.4 1998/12/20 02:05:41 steve * Revision 1.4 1998/12/20 02:05:41 steve
* Function to calculate wire initial value. * Function to calculate wire initial value.
* *