luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Add implementation of integer to verunum constructor.

This commit is contained in:
steve 1999-05-09 01:38:33 +00:00
parent fe48fafd34
commit a416b1b336
1 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
verinum.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/
#if !defined(WINNT)
#ident "$Id: verinum.cc,v 1.6 1998/12/20 02:05:41 steve Exp $"
#ident "$Id: verinum.cc,v 1.7 1999/05/09 01:38:33 steve Exp $"
#endif
# include "verinum.h"
@ -69,6 +69,17 @@ verinum::verinum(verinum::V val, unsigned n)
bits_[idx] = val;
}
verinum::verinum(unsigned long val, unsigned n)
: string_flag_(false)
{
nbits_ = n;
bits_ = new V[nbits_];
for (unsigned idx = 0 ; idx < nbits_ ; idx += 1) {
bits_[idx] = (val&1) ? V1 : V0;
val >>= 1;
}
}
verinum::verinum(const verinum&that)
{
string_flag_ = that.string_flag_;
@ -230,6 +241,9 @@ bool operator == (const verinum&left, const verinum&right)
/*
* $Log: verinum.cc,v $
* Revision 1.7 1999/05/09 01:38:33 steve
* Add implementation of integer to verunum constructor.
*
* Revision 1.6 1998/12/20 02:05:41 steve
* Function to calculate wire initial value.
*