luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Identifiers are case-insensitive in VHDL 

So translate them to lower case so that internally I don't have to
constantly worry about it. Note that even keywords are case insensitive,
so do the translation BEFORE the keyword check.
This commit is contained in:
Stephen Williams 2011-02-06 20:53:36 -08:00
parent f138b0d631
commit 92f6f1058a
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
vhdlpp/lexor.lex
View File

@ -104,7 +104,7 @@ based_integer [0-9a-fA-F](_?[0-9a-fA-F])*
return CHARACTER_LITERAL;
}
(\"([^"]|(\"\"))*?\")|(\"[^\"]*\") {
(\"([^\"]|(\"\"))*?\")|(\"[^\"]*\") {
/* first pattern: string literals with doubled quotation mark */
/* second pattern: string literals without doubled quotation */
yylval.text = escape_quot_and_dup(yytext);
@ -112,7 +112,9 @@ based_integer [0-9a-fA-F](_?[0-9a-fA-F])*
return STRING_LITERAL;
}
[a-zA-Z][a-zA-Z0-9_]* {
[a-zA-Z_][a-zA-Z0-9_]* {
for (char*cp = yytext ; *cp ; cp += 1)
*cp = tolower(*cp);
int rc = lexor_keyword_code(yytext, yyleng);
switch (rc) {
case IDENTIFIER: