mirror of
https://github.com/steveicarus/iverilog.git
synced 2026-08-29 01:03:29 +02:00
Snapshot 20070227
This commit is contained in:
+3
-3
@@ -1,10 +1,10 @@
|
||||
Summary: Icarus Verilog
|
||||
Name: verilog
|
||||
Version: 0.9.0.20070123
|
||||
Version: 0.9.0.20070227
|
||||
Release: 0
|
||||
License: GPL
|
||||
Group: Applications/Engineering
|
||||
Source: ftp://icarus.com/pub/eda/verilog//verilog-20070123.tar.gz
|
||||
Source: ftp://icarus.com/pub/eda/verilog//verilog-20070227.tar.gz
|
||||
URL: http://www.icarus.com/eda/verilog/index.html
|
||||
Packager: Stephen Williams <[email protected]>
|
||||
|
||||
@@ -22,7 +22,7 @@ engineering formats, including simulation. It strives to be true
|
||||
to the IEEE-1364 standard.
|
||||
|
||||
%prep
|
||||
%setup -n verilog-20070123
|
||||
%setup -n verilog-20070227
|
||||
|
||||
%build
|
||||
%ifarch x86_64
|
||||
|
||||
Reference in New Issue
Block a user