luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Reject multiple probes on synchronous logic.

This commit is contained in:
steve 2002-09-16 21:55:06 +00:00
parent 7d8011669d
commit 90751b9250
1 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
sync.cc
View File

@ -17,7 +17,7 @@
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA
*/ */
#ifdef HAVE_CVS_IDENT #ifdef HAVE_CVS_IDENT
#ident "$Id: sync.cc,v 1.1 2002/09/16 00:30:33 steve Exp $" #ident "$Id: sync.cc,v 1.2 2002/09/16 21:55:06 steve Exp $"
#endif #endif
# include "config.h" # include "config.h"
@ -39,7 +39,7 @@ bool NetEvWait::is_synchronous()
for (unsigned idx = 0 ; idx < nevents_ ; idx += 1) { for (unsigned idx = 0 ; idx < nevents_ ; idx += 1) {
NetEvent*ev = events_[idx]; NetEvent*ev = events_[idx];
if (ev->nprobe() == 0) if (ev->nprobe() != 1)
return false; return false;
for (unsigned pdx = 0 ; pdx < ev->nprobe() ; pdx += 1) { for (unsigned pdx = 0 ; pdx < ev->nprobe() ; pdx += 1) {
@ -67,6 +67,9 @@ bool NetProcTop::is_synchronous()
/* /*
* $Log: sync.cc,v $ * $Log: sync.cc,v $
* Revision 1.2 2002/09/16 21:55:06 steve
* Reject multiple probes on synchronous logic.
*
* Revision 1.1 2002/09/16 00:30:33 steve * Revision 1.1 2002/09/16 00:30:33 steve
* Add to synth2 support for synthesis of * Add to synth2 support for synthesis of
* synchronous logic. This includes DFF enables * synchronous logic. This includes DFF enables