luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Remove debugging information from the output

This commit is contained in:
Nick Gasson 2008-06-23 15:02:26 +01:00
parent 632a265e14
commit 88dc9b6b63
2 changed files with 4 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
tgt-vhdl/expr.cc
View File

@ -49,8 +49,6 @@ static vhdl_var_ref *translate_signal(ivl_expr_t e)
const vhdl_decl *decl = ent->get_arch()->get_decl(strip_var(renamed)); const vhdl_decl *decl = ent->get_arch()->get_decl(strip_var(renamed));
assert(decl); assert(decl);
std::cout << "ref: " << renamed << " width=" << decl->get_type()->get_width() << std::endl;
vhdl_type *type = new vhdl_type(*decl->get_type()); vhdl_type *type = new vhdl_type(*decl->get_type());
return new vhdl_var_ref(renamed, type); return new vhdl_var_ref(renamed, type);
@ -142,11 +140,8 @@ static vhdl_expr *translate_binary(ivl_expr_t e)
else else
opwidth = lwidth; opwidth = lwidth;
std::cout << "lwidth=" << lwidth << " rwidth=" << rwidth << std::endl;
// For === and !== we need to compare std_logic_vectors // For === and !== we need to compare std_logic_vectors
// rather than signeds // rather than signeds
int msb = ivl_expr_width(e) - 1;
vhdl_type std_logic_vector(VHDL_TYPE_STD_LOGIC_VECTOR, opwidth-1, 0); vhdl_type std_logic_vector(VHDL_TYPE_STD_LOGIC_VECTOR, opwidth-1, 0);
bool vectorop = bool vectorop =
(lhs->get_type()->get_name() == VHDL_TYPE_SIGNED (lhs->get_type()->get_name() == VHDL_TYPE_SIGNED

11
tgt-vhdl/vhdl_syntax.cc
View File

@ -462,10 +462,10 @@ vhdl_expr::~vhdl_expr()
*/ */
vhdl_expr *vhdl_expr::cast(const vhdl_type *to) vhdl_expr *vhdl_expr::cast(const vhdl_type *to)
{ {
std::cout << "Cast: from=" << type_->get_string() //std::cout << "Cast: from=" << type_->get_string()
<< " (" << type_->get_width() << ") " // << " (" << type_->get_width() << ") "
<< " to=" << to->get_string() << " (" // << " to=" << to->get_string() << " ("
<< to->get_width() << ")" << std::endl; // << to->get_width() << ")" << std::endl;
if (to->get_name() == type_->get_name()) { if (to->get_name() == type_->get_name()) {
if (to->get_width() == type_->get_width()) if (to->get_width() == type_->get_width())
@ -618,9 +618,6 @@ vhdl_const_bits::vhdl_const_bits(const char *value, int width, bool issigned)
// Can't rely on value being NULL-terminated // Can't rely on value being NULL-terminated
while (width--) while (width--)
value_.push_back(*value++); value_.push_back(*value++);
std::cout << (issigned ? "signed" : "unsigned") << " bits: "
<< value_ << std::endl;
} }
vhdl_expr *vhdl_const_bits::cast(const vhdl_type *to) vhdl_expr *vhdl_const_bits::cast(const vhdl_type *to)