luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-08-28 16:53:45 +02:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #458 from steveicarus/steveicarus/v11-real-output-port

Browse Source 
output ports of type real are variables, not wires.
This commit is contained in:
Stephen Williams
2020-12-29 22:45:10 -08:00
committed by GitHub
parent 838349590e c690558cd6
commit 859e3e39be
1 changed files with 2 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files
parse.y
+2
View File
@@ -4623,6 +4623,8 @@ port_declaration
// here.
} else if (dynamic_cast<atom2_type_t*> ($4)) {
use_type = NetNet::IMPLICIT_REG;
} else if (dynamic_cast<real_type_t*> ($4)) {
use_type = NetNet::IMPLICIT_REG;
} else if (dynamic_cast<struct_type_t*> ($4)) {
use_type = NetNet::IMPLICIT_REG;
} else if (dynamic_cast<enum_type_t*> ($4)) {