luke/iverilog
1
0
Fork 0
mirror of https://github.com/steveicarus/iverilog.git synced 2026-09-03 08:25:32 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix for pr2974051.

Browse Source 
This patch implements the recv_vec4_pv method for the MUXZ, BUF, and
NOT functors.
This commit is contained in:
Martin Whitaker
2010-04-13 20:46:03 -07:00
committed by Stephen Williams
parent 2bf704940b
commit 858e6e866d
2 changed files with 107 additions and 17 deletions
Download Patch File Download Diff File Expand all files Collapse all files
vvp/logic.cc
+92 -14
View File
@@ -35,7 +35,7 @@ vvp_fun_boolean_::vvp_fun_boolean_(unsigned wid)
{
net_ = 0;
for (unsigned idx = 0 ; idx < 4 ; idx += 1)
input_[idx] = vvp_vector4_t(wid);
input_[idx] = vvp_vector4_t(wid, BIT4_Z);
}
vvp_fun_boolean_::~vvp_fun_boolean_()
@@ -63,7 +63,7 @@ void vvp_fun_boolean_::recv_vec4_pv(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
unsigned port = ptr.port();
assert(bit.size() == wid);
assert(base + bit.size() <= vwid);
assert(base + wid <= vwid);
if (input_[port].subvalue(base, wid) .eeq( bit ))
return;
@@ -111,7 +111,8 @@ void vvp_fun_and::run_run()
ptr->send_vec4(result, 0);
}
vvp_fun_buf::vvp_fun_buf()
vvp_fun_buf::vvp_fun_buf(unsigned wid)
: input_(wid, BIT4_Z)
{
net_ = 0;
count_functors_logic += 1;
@@ -142,6 +143,26 @@ void vvp_fun_buf::recv_vec4(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
}
}
void vvp_fun_buf::recv_vec4_pv(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
unsigned base, unsigned wid, unsigned vwid,
vvp_context_t)
{
if (ptr.port() != 0)
return;
assert(bit.size() == wid);
assert(base + wid <= vwid);
if (input_.subvalue(base, wid) .eeq( bit ))
return;
input_.set_vec(base, bit);
if (net_ == 0) {
net_ = ptr.ptr();
schedule_functor(this);
}
}
void vvp_fun_buf::run_run()
{
vvp_net_t*ptr = net_;
@@ -174,6 +195,16 @@ void vvp_fun_bufz::recv_vec4(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
ptr.ptr()->send_vec4(bit, 0);
}
void vvp_fun_bufz::recv_vec4_pv(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
unsigned base, unsigned wid, unsigned vwid,
vvp_context_t)
{
if (ptr.port() != 0)
return;
ptr.ptr()->send_vec4_pv(bit, base, wid, vwid, 0);
}
void vvp_fun_bufz::recv_vec8(vvp_net_ptr_t ptr, const vvp_vector8_t&bit)
{
if (ptr.port() != 0)
@@ -283,16 +314,12 @@ void vvp_fun_muxr::run_run()
}
vvp_fun_muxz::vvp_fun_muxz(unsigned wid)
: a_(wid), b_(wid)
: a_(wid, BIT4_Z), b_(wid, BIT4_Z)
{
net_ = 0;
count_functors_logic += 1;
select_ = SEL_BOTH;
has_run_ = false;
for (unsigned idx = 0 ; idx < wid ; idx += 1) {
a_.set_bit(idx, BIT4_X);
b_.set_bit(idx, BIT4_X);
}
}
vvp_fun_muxz::~vvp_fun_muxz()
@@ -339,6 +366,36 @@ void vvp_fun_muxz::recv_vec4(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
}
}
void vvp_fun_muxz::recv_vec4_pv(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
unsigned base, unsigned wid, unsigned vwid,
vvp_context_t)
{
assert(bit.size() == wid);
assert(base + wid <= vwid);
switch (ptr.port()) {
case 0:
if (a_.subvalue(base, wid) .eeq(bit) && has_run_) return;
a_.set_vec(base, bit);
if (select_ == SEL_PORT1) return; // The other port is selected.
break;
case 1:
if (b_.subvalue(base, wid) .eeq(bit) && has_run_) return;
b_.set_vec(base, bit);
if (select_ == SEL_PORT0) return; // The other port is selected.
break;
case 2:
assert((base == 0) && (wid == 1));
recv_vec4(ptr, bit, 0);
default:
return;
}
if (net_ == 0) {
net_ = ptr.ptr();
schedule_functor(this);
}
}
void vvp_fun_muxz::run_run()
{
has_run_ = true;
@@ -379,7 +436,8 @@ void vvp_fun_muxz::run_run()
}
}
vvp_fun_not::vvp_fun_not()
vvp_fun_not::vvp_fun_not(unsigned wid)
: input_(wid, BIT4_Z)
{
net_ = 0;
count_functors_logic += 1;
@@ -390,8 +448,8 @@ vvp_fun_not::~vvp_fun_not()
}
/*
* The buf functor is very simple--change the z bits to x bits in the
* vector it passes, and propagate the result.
* The not functor is very simple--change the z bits to x bits in the
* vector it passes, and propagate the inverted result.
*/
void vvp_fun_not::recv_vec4(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
vvp_context_t)
@@ -399,7 +457,7 @@ void vvp_fun_not::recv_vec4(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
if (ptr.port() != 0)
return;
if (input_ .eq_xz( bit ))
if (input_ .eeq( bit ))
return;
input_ = bit;
@@ -409,6 +467,26 @@ void vvp_fun_not::recv_vec4(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
}
}
void vvp_fun_not::recv_vec4_pv(vvp_net_ptr_t ptr, const vvp_vector4_t&bit,
unsigned base, unsigned wid, unsigned vwid,
vvp_context_t)
{
if (ptr.port() != 0)
return;
assert(bit.size() == wid);
assert(base + wid <= vwid);
if (input_.subvalue(base, wid) .eeq( bit ))
return;
input_.set_vec(base, bit);
if (net_ == 0) {
net_ = ptr.ptr();
schedule_functor(this);
}
}
void vvp_fun_not::run_run()
{
vvp_net_t*ptr = net_;
@@ -510,7 +588,7 @@ void compile_functor(char*label, char*type, unsigned width,
obj = new vvp_fun_and(width, false);
} else if (strcmp(type, "BUF") == 0) {
obj = new vvp_fun_buf();
obj = new vvp_fun_buf(width);
} else if (strcmp(type, "BUFIF0") == 0) {
obj = new vvp_fun_bufif(true,false, ostr0, ostr1);
@@ -562,7 +640,7 @@ void compile_functor(char*label, char*type, unsigned width,
obj = new vvp_fun_rpmos(false);
} else if (strcmp(type, "NOT") == 0) {
obj = new vvp_fun_not();
obj = new vvp_fun_not(width);
} else if (strcmp(type, "XNOR") == 0) {
obj = new vvp_fun_xor(width, true);
vvp/logic.h
+15 -3
View File
@@ -1,7 +1,7 @@
#ifndef __logic_H
#define __logic_H
/*
* Copyright (c) 2000-2008 Stephen Williams ([email protected])
* Copyright (c) 2000-2008,2010 Stephen Williams ([email protected])
*
* This source code is free software; you can redistribute it
* and/or modify it in source code form under the terms of the GNU
@@ -63,11 +63,14 @@ class vvp_fun_and : public vvp_fun_boolean_ {
class vvp_fun_buf: public vvp_net_fun_t, private vvp_gen_event_s {
public:
explicit vvp_fun_buf();
explicit vvp_fun_buf(unsigned wid);
virtual ~vvp_fun_buf();
void recv_vec4(vvp_net_ptr_t p, const vvp_vector4_t&bit,
vvp_context_t);
void recv_vec4_pv(vvp_net_ptr_t p, const vvp_vector4_t&bit,
unsigned base, unsigned wid, unsigned vwid,
vvp_context_t);
private:
void run_run();
@@ -89,6 +92,9 @@ class vvp_fun_bufz: public vvp_net_fun_t {
void recv_vec4(vvp_net_ptr_t p, const vvp_vector4_t&bit,
vvp_context_t);
void recv_vec4_pv(vvp_net_ptr_t p, const vvp_vector4_t&bit,
unsigned base, unsigned wid, unsigned vwid,
vvp_context_t);
void recv_vec8(vvp_net_ptr_t port, const vvp_vector8_t&bit);
void recv_real(vvp_net_ptr_t p, double bit,
vvp_context_t);
@@ -117,6 +123,9 @@ class vvp_fun_muxz : public vvp_net_fun_t, private vvp_gen_event_s {
void recv_vec4(vvp_net_ptr_t p, const vvp_vector4_t&bit,
vvp_context_t);
void recv_vec4_pv(vvp_net_ptr_t p, const vvp_vector4_t&bit,
unsigned base, unsigned wid, unsigned vwid,
vvp_context_t);
private:
void run_run();
@@ -153,11 +162,14 @@ class vvp_fun_muxr : public vvp_net_fun_t, private vvp_gen_event_s {
class vvp_fun_not: public vvp_net_fun_t, private vvp_gen_event_s {
public:
explicit vvp_fun_not();
explicit vvp_fun_not(unsigned wid);
virtual ~vvp_fun_not();
void recv_vec4(vvp_net_ptr_t p, const vvp_vector4_t&bit,
vvp_context_t);
void recv_vec4_pv(vvp_net_ptr_t p, const vvp_vector4_t&bit,
unsigned base, unsigned wid, unsigned vwid,
vvp_context_t);
private:
void run_run();