luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Prepare for snapshot 20070608

This commit is contained in:
steve 2007-06-09 01:06:51 +00:00
parent 0a38499941
commit 6f08f92ffc
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
verilog.spec
View File

@ -1,14 +1,14 @@
Summary: Icarus Verilog Summary: Icarus Verilog
Name: verilog Name: verilog
Version: 0.9.0.20070421 Version: 0.9.0.20070608
Release: 0 Release: 0
License: GPL License: GPL
Group: Productivity/Scientific/Electronics Group: Productivity/Scientific/Electronics
Source: verilog-20070421.tar.gz Source: verilog-20070608.tar.gz
URL: http://www.icarus.com/eda/verilog/index.html URL: http://www.icarus.com/eda/verilog/index.html
Packager: Stephen Williams <steve@icarus.com> Packager: Stephen Williams <steve@icarus.com>
BuildRoot: %{_tmppath}/%{name}-%{version}-20070421-%{release}-root BuildRoot: %{_tmppath}/%{name}-%{version}-20070608-%{release}-root
BuildRequires: gcc-c++, zlib-devel, bison, flex, gperf, readline-devel BuildRequires: gcc-c++, zlib-devel, bison, flex, gperf, readline-devel
@ -32,7 +32,7 @@ engineering formats, including simulation. It strives to be true
to the IEEE-1364 standard. to the IEEE-1364 standard.
%prep %prep
%setup -n verilog-20070421 %setup -n verilog-20070608
%build %build
%ifarch x86_64 %ifarch x86_64