luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

A time variable is always unsigned and pass the integer property

This commit is contained in:
Cary R 2013-04-30 14:04:57 -07:00
parent 431d62185b
commit 51d3c03922
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
parse.y
View File

@ -959,7 +959,7 @@ data_type /* IEEE1800-2005: A.2.2.1 */
}
| K_time
{ list<pform_range_t>*pd = make_range_from_width(64);
vector_type_t*tmp = new vector_type_t(IVL_VT_LOGIC, true, pd);
vector_type_t*tmp = new vector_type_t(IVL_VT_LOGIC, false, pd);
tmp->reg_flag = true;
$$ = tmp;
}

2
pform.cc
View File

@ -2500,7 +2500,7 @@ vector<PWire*>*pform_make_task_ports(const struct vlltype&loc,
return pform_make_task_ports(loc, pt, vec_type->base_type,
vec_type->signed_flag,
copy_range(vec_type->pdims.get()),
names);
names, vec_type->integer_flag);
}
if (/*real_type_t*real_type = */ dynamic_cast<real_type_t*> (vtype)) {