luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Revert "One more signed vs unsigned comparison fix" 

This reverts commit 3c5bf034ca.
A latter patch is more complete.
This commit is contained in:
Stephen Williams 2008-05-13 10:58:33 -07:00
parent add84b153c
commit 2b4f7f8aed
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
elab_expr.cc
View File

@ -1558,8 +1558,7 @@ NetExpr* PEIdent::elaborate_expr_net_idx_do_(Design*des, NetScope*scope,
// If the part select covers exactly the entire // If the part select covers exactly the entire
// vector, then do not bother with it. Return the // vector, then do not bother with it. Return the
// signal itself. // signal itself.
long l = net->sig()->sb_to_idx(lsv); if (net->sig()->sb_to_idx(lsv) == (wid-1) && wid == net->vector_width())
if (l >= 0 && (unsigned) l == (wid-1) && wid == net->vector_width())
return net; return net;
// Otherwise, make a part select that covers the right range. // Otherwise, make a part select that covers the right range.