luke
/
iverilog
mirror of https://github.com/steveicarus/iverilog.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Correctly determine VHDL type of LHS of part select

This commit is contained in:
Nick Gasson 2008-07-07 16:35:39 +01:00
parent 3987e0753d
commit 0348664512
1 changed files with 15 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
tgt-vhdl/stmt.cc
View File

@ -118,13 +118,25 @@ static T *make_vhdl_assignment(vhdl_procedural *proc, stmt_container *container,
vhdl_decl *decl = proc->get_scope()->get_decl(signame);
assert(decl);
// TODO: Fix casting when there is a part select
if (base == NULL)
rhs = rhs->cast(decl->get_type());
if (base) {
else {
vhdl_type integer(VHDL_TYPE_INTEGER);
base = base->cast(&integer);
// Doesn't make sense to part select on something that's
// not a vector
vhdl_type_name_t tname = decl->get_type()->get_name();
assert(tname == VHDL_TYPE_SIGNED || tname == VHDL_TYPE_UNSIGNED);
if (lval_width == 1) {
vhdl_type t(VHDL_TYPE_STD_LOGIC);
rhs = rhs->cast(&t);
}
else {
vhdl_type t(tname, lval_width);
rhs = rhs->cast(&t);
}
}
bool isvar = strip_var(signame) != signame;