This website requires JavaScript.
Explore
Help
Sign In
luke
/
iverilog
Watch
1
Star
0
Fork
0
mirror of
https://github.com/steveicarus/iverilog.git
synced
2026-09-08 04:20:49 +02:00
Code
Issues
Packages
Projects
Releases
Wiki
Activity
Files
9bbdb0da0ebb2bd2d06fbfbe2cc85629d59cbd6a
iverilog
/
ivtest
/
vvp_tests
/
module_ordered_list2.json
T
5 lines
79 B
JSON
Raw
Normal View
History
Unescape
Escape
Add regression test for omitting trailing ports in ordered list connection
2023-06-11 07:54:56 -07:00
{
"type"
:
"CE"
,
"source"
:
"module_ordered_list2.v"
}
Reference in New Issue
Copy Permalink