icestorm/icefuzz/tests/sb_dffesr.v

4 lines
102 B
Verilog

module top (input C, D, E, R, output Q);
SB_DFFESR ff (.C(C), .D(D), .E(E), .R(R), .Q(Q));
endmodule