This website requires JavaScript.
Explore
Help
Register
Sign In
luke
/
abc
mirror of
https://github.com/YosysHQ/abc.git
Watch
1
Star
0
Fork
You've already forked abc
0
Code
Issues
Packages
Projects
Releases
Wiki
Activity
84fca2c3f0
abc
/
src
/
map
History
Alan Mishchenko
309282601e
Experiments with LUT mapping.
2025-11-17 21:37:51 -08:00
..
amap
fix amap -m
2025-06-16 10:27:33 -07:00
cov
Compiler warnings.
2017-07-22 11:41:17 +07:00
fpga
Fixing some warnings by adding cast from 'int' to 'size_t' in memset, memcpy, etc.
2019-03-05 15:57:50 -08:00
if
Experiments with LUT mapping.
2025-11-17 21:37:51 -08:00
mapper
Allowing the genlib reader to skip gates larger than the given size.
2024-07-10 12:59:10 -07:00
mio
rewire support timing-constraint
2025-08-27 00:56:43 +08:00
mpm
Fixing compilation problem.
2025-11-01 11:14:37 -07:00
scl
Fix capacitance unit parsing
2025-08-26 12:05:05 +02:00
super
Allowing the genlib reader to skip gates larger than the given size.
2024-07-10 12:59:10 -07:00