luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
5,830 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

5830 Commits

Author SHA1 Message Date
Alan Mishchenko 716314d835 Generating AIGs for adders. 2025-05-22 23:56:13 -07:00
Alan Mishchenko 32fe49b6d1 New commands for reading/writing mini-mapping for AIGs. 2025-05-21 21:57:51 -07:00
Alan Mishchenko e1a1994292 Extending "&cofs" to handle multi-output AIGs. 2025-05-21 21:30:58 -07:00
alanminko 0c155952bf
Merge pull request #415 from HAHHHD/master 
add clause pushing with blocking
 2025-05-20 16:37:20 -07:00
Alan Mishchenko 3bd7bac552 Improvements to "lutcasdec". 2025-05-20 16:17:43 -07:00
HAHHHD e20c484ee1 add clause pushing with blocking 2025-05-20 15:04:15 -07:00
Alan Mishchenko c5edc566ff Improvements to "lutcasdec". 2025-05-20 14:28:07 -07:00
Alan Mishchenko 29c8d3eacf Improvements to "lutcasdec". 2025-05-20 10:41:47 -07:00
Alan Mishchenko 9bb736acee Improvements to "lutcasdec". 2025-05-20 06:39:28 -07:00
Alan Mishchenko c398b06740 Experiments with decomposition. 2025-05-20 06:08:46 -07:00
Alan Mishchenko 240bf58f90 Updating "short_names" and BDD profiling. 2025-05-19 10:24:56 -07:00
Alan Mishchenko 916f70058e Updating script runner. 2025-05-18 14:05:50 -07:00
Alan Mishchenko 0b1d7c6d0f Supporting structural choices in rewiring. 2025-05-18 13:37:30 -07:00
Alan Mishchenko 5daa0c347e Small changes to "lutcasdec". 2025-05-16 17:23:32 -07:00
Alan Mishchenko 57966de4b4 Adding flag to skip two-output cells in "read_lib". 2025-05-14 17:01:48 -07:00
Alan Mishchenko d34821e768 Skipping cells with more than two outputs in "read_lib". 2025-05-14 14:17:05 -07:00
Alan Mishchenko 078debff4e Adding print-out of LUT mapping stats. 2025-05-13 22:49:55 -07:00
Alan Mishchenko d245305393 Improvements to "lutcasdec". 2025-05-13 19:21:56 -07:00
Alan Mishchenko c85f007f75 Convert buffers to .short lines in BLIF. 2025-05-09 18:16:37 -07:00
Alan Mishchenko 490bb92a8c Fixing the Yosys script used to read a mapped netlist. 2025-05-09 17:17:26 -07:00
Alan Mishchenko a42e6ecd23 Fixing a bug in "read_lib". 2025-05-09 17:13:40 -07:00
Alan Mishchenko 9dc7ade063 Adding a switch to read mapped Verilog using command %yosys. 2025-05-09 11:47:26 -07:00
Alan Mishchenko 71b60a9830 Updating &stochsyn. 2025-05-07 19:53:53 -07:00
Alan Mishchenko 4560597b31 Utility to duplicate inputs. 2025-05-07 16:53:51 -07:00
Alan Mishchenko 49d9252f90 Updating the way min col mult is reported in lutcasdec. 2025-05-05 09:03:41 -07:00
Alan Mishchenko 5e54ef3aff Adding printout of flops. 2025-05-03 18:15:11 -07:00
Alan Mishchenko f9e4d06806 Column multiplicity statistics 2025-05-02 08:18:12 -07:00
Alan Mishchenko 692b0c6908 Printout of column multiplicity statistics. 2025-05-02 08:13:20 -07:00
Alan Mishchenko 75adf123f6 Adding new feature to &nf. 2025-05-01 22:41:49 -07:00
Alan Mishchenko 1c2b935a77 Adding new feature to "lutexact". 2025-05-01 21:08:46 -07:00
Alan Mishchenko 391a767c16 Updating LUT cascade mapping. 2025-05-01 11:51:48 -07:00
Alan Mishchenko 6a031620fe Supporting random seed in "lutexact". 2025-04-30 12:10:22 -07:00
Alan Mishchenko 59bb4de39f Misc changes. 2025-04-30 10:47:12 -07:00
alanminko 5305d93037
Merge pull request #405 from MyskYko/rrr 
update rrr
 2025-04-25 06:48:30 +07:00
alanminko eaf974dec1
Merge pull request #406 from chenjunhao0315/master 
rewire clean up
 2025-04-19 00:15:32 +07:00
jiunhaochen b1734ac297 rewire clean up 2025-04-19 00:43:48 +08:00
MyskYko b1b1023285 update rrr 2025-04-17 11:01:39 -07:00
alanminko 5ea1240990
Merge pull request #404 from chenjunhao0315/master 
rewire fix not mapped
 2025-04-17 22:15:36 +07:00
jiunhaochen 0ab176d7c9 rewire fix genlib change 2025-04-17 16:14:49 +08:00
jiunhaochen 01bfd8fbad rewire fix not mapped 2025-04-17 12:39:24 +08:00
Alan Mishchenko 3a063c5901 Allowing more aggressive restructuring in "stochmap". 2025-04-16 16:58:04 -07:00
Alan Mishchenko 1626a337a1 Adding random seed to "lutcasdec". 2025-04-16 16:35:23 -07:00
alanminko b454511936
Merge pull request #403 from chenjunhao0315/master 
rewire restructured even if the cost is not improved
 2025-04-17 04:04:17 +07:00
jiunhaochen 6c37cc9ac3 rewire restructured even if the cost is not improved 2025-04-17 04:58:32 +08:00
Alan Mishchenko dcf9079507 Extending "stochmap" to work for AIGs. 2025-04-15 21:56:24 -07:00
Alan Mishchenko 47ac9f75ca New command "&andcare" to AND the miter with the careset. 2025-04-15 20:00:19 -07:00
Alan Mishchenko 1a1bdbe4c8 Another typo. 2025-04-10 07:03:19 -07:00
alanminko 1177cfabfb
Merge pull request #402 from chenjunhao0315/master 
command rewire add external care
 2025-04-10 21:02:10 +07:00
jiunhaochen 2179034f23 command rewire fix condition 2025-04-10 17:24:27 +08:00
jiunhaochen 43d12f6c31 command rewire add external careset 2025-04-10 16:57:13 +08:00