luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
4,978 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

169 Commits

Author SHA1 Message Date
Jannis Harder 69ffaa0912 read_cex: Allow reading cex that has extra registers 2022-07-01 16:00:05 +02:00
Miodrag Milanovic 09a7e6dac7 distinquish between old and new format as well 2022-05-06 15:49:42 +02:00
Miodrag Milanovic 6234e18df7 Give more reasonable error on read_cex and handle status 2022-05-06 15:41:34 +02:00
Miodrag Milanovic 43a15df951 Fix for unhandled aiw file commands 2022-04-15 11:42:56 +02:00
Miodrag Milanovic b29e8a777b Make read_cex able to append if some latches are missing 2022-04-13 18:54:55 +02:00
Miodrag Milanovic 00b674d5b3 fix buffer error 2022-03-22 18:45:10 +01:00
Miodrag Milanovic d7ecb23eee gcc 4.8 fix 2022-03-04 11:25:56 +01:00
Miodrag Milanović f36724e301
read_cex (#12) 
Added read_cex command
 2022-03-04 10:55:55 +01:00
Claire Xenia Wolf cea4130350 Fixes and more cleanups in write_cex output code 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-02-15 17:55:10 +01:00
Claire Xenia Wolf db7ebfb434 Cleanups in write_cex output format 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-02-15 16:40:56 +01:00
Claire Xenia Wolf 1aeff0325e Enable writing of minimized Cex in non-names mode 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2022-02-15 16:05:47 +01:00
Miodrag Milanovic 87a0a718c9 write_cex - add minimize using algorithm from cexinfo command 2021-11-19 16:22:50 +01:00
Alan Mishchenko 0ce11851bc Updating LUT synthesis code. 2021-05-16 20:33:53 -07:00
Alan Mishchenko 2325cd77e3 Adding an option to write Verilog with LUT instances (compiler warnings). 2020-10-31 16:14:52 -07:00
Alan Mishchenko f9af41ba1b Adding an option to write Verilog with LUT instances. 2020-10-31 15:08:40 -07:00
Alan Mishchenko b2aa245eaa Fixing a clang error related to 'unlink'. 2020-10-09 23:28:23 -07:00
Alan Mishchenko ada073110e New command 'read_sf'. 2020-10-01 21:24:32 -07:00
Alan Mishchenko c9bebe157b Ongoing changes to the simulator. 2020-03-09 13:16:22 +02:00
Alan Mishchenko 19b8d9bf7c Adding CNF variable mapping rules. 2020-01-18 16:42:02 -08:00
Alan Mishchenko 235176d8fb Updates to JSON parser. 2019-12-02 15:43:12 -08:00
Alan Mishchenko 787e3e1d12 Adding logfile dump to print_status. 2019-11-25 17:54:18 +07:00
Alan Mishchenko 3699f8beb9 Dumping multiple counter-examples. 2019-11-19 21:13:07 +08:00
Alan Mishchenko 4242cec36e Dumping multiple counter-examples. 2019-11-19 21:08:02 +08:00
Alan Mishchenko 2eebfc2eb5 Dumping multiple counter-examples. 2019-11-19 21:02:27 +08:00
Alan Mishchenko 7e8fc63d90 Adding synonym of 'read_dsd'. 2019-06-20 12:23:08 +02:00
Alan Mishchenko 7ccb25bfe9 Modifying 'write_truth' to dump truth table in hex. 2019-05-07 07:27:31 +08:00
Alan Mishchenko f5320744fa Adding switch 'read_truth -f <file_name>' to read truth table from file. 2019-04-15 20:20:26 -07:00
Alan Mishchenko 881b5a24a0 Add skip feature to CEX printing. 2019-02-08 13:06:20 -08:00
Alan Mishchenko b3d81b5f76 Exploring other ways of CEX writing. 2019-01-21 14:57:05 -08:00
Alan Mishchenko d4ce4cc982 Undoing some recent changes for improved CEX writing. 2019-01-21 11:49:35 -08:00
Alan Mishchenko 81b263e35a Fixing the problem with outputting word-level CEXes after retiming. 2019-01-18 12:34:59 -08:00
Alan Mishchenko 4d8c72d0e9 Fixing the problem with outputting word-level CEXes after retiming. 2019-01-17 11:07:31 -08:00
Alan Mishchenko d05f89d997 Fixing the problem with outputting word-level CEXes. 2019-01-16 17:57:40 -08:00
Alan Mishchenko 12908d3c25 Various usability changes. 2018-11-18 21:01:30 -08:00
Alan Mishchenko 75ed8581dd Adding switch to 'write_pla' to write random onset minterms of the first PO function. 2018-09-28 17:46:06 -07:00
Alan Mishchenko a2d59be3f7 Integrating SAT-based CEX minimization (bug fix). 2018-03-25 18:19:06 -07:00
Alan Mishchenko e639e8fd1b Integrating SAT-based CEX minimization. 2018-03-25 16:46:09 -07:00
Alan Mishchenko 1743979b75 Adding switch -a to 'write_verilog' to write factored forms without XORs and MUXes. 2017-12-03 14:39:11 -08:00
Alan Mishchenko 8bff9aa1cd Adding PDR with abstraction. 2017-02-10 17:36:20 -08:00
Alan Mishchenko f2d096c9f0 Improving CEX minimization. 2017-02-10 13:20:20 -08:00
Alan Mishchenko e21c7d72f3 Updates to arithmetic verification. 2017-01-30 08:39:26 -08:00
Alan Mishchenko b3514ee7e0 Commenting out bailout in 'print_cex' when CEX has latches initialized to 1. 2016-11-30 12:07:08 -08:00
Alan Mishchenko 76c4d22229 Parser for JSON format. 2016-10-25 17:17:37 -07:00
Alan Mishchenko 3c3a770a17 New multi-output PLA reader and preprocessor (read_plamo) (added dist-1 merge). 2016-06-16 21:09:39 -07:00
Alan Mishchenko ada21a655f New multi-output PLA reader and preprocessor (read_plamo). 2016-06-16 15:22:03 -07:00
Alan Mishchenko a18da5c878 Detecting properties of internal nodes. 2016-06-12 19:07:46 -07:00
Alan Mishchenko ea7d10d45d Adding 'read_pla -d' to read dc-set along with on-set (useful to derive offset). 2016-05-12 13:59:30 -07:00
Alan Mishchenko 11f1a249ae Updating GIG parser. 2016-05-01 17:43:50 -07:00
Alan Mishchenko 2d6a6f6654 Added Exorcism package, reading ESOP (read_pla -x file.esop) and deriving AIG (cubes -x; st). 2016-04-11 21:42:00 -07:00
Alan Mishchenko fb5d4a664d Adding switch '-b' in 'read_pla'. 2015-03-18 10:18:46 +07:00