Commit Graph

16 Commits

Author SHA1 Message Date
Alan Mishchenko 416cc3b2ae Outputting initial state in Wlc_Ntk_t. 2015-01-25 11:21:36 -08:00
Alan Mishchenko 3dd4e356fc Fix in deriving the init values for Wlc_Ntk_t. 2015-01-22 15:16:45 -08:00
Alan Mishchenko cf83242458 Support of init-state in AIGs derived from word-level designs in Wlc_Ntk_t. 2015-01-21 17:45:48 -08:00
Alan Mishchenko ffc7b60d2d Support of init-state in AIGs derived from word-level designs in Wlc_Ntk_t. 2015-01-21 17:43:46 -08:00
Alan Mishchenko 1d20dea11b Induced bug fix in bitblasting of rotation operator. 2014-11-29 19:34:47 -08:00
Alan Mishchenko cc37fb9573 Improvements to word-level network package. 2014-11-14 20:12:20 -08:00
Alan Mishchenko a34183790f Enabling AIGs with boxes for word-level and sequential designs. 2014-11-13 18:28:25 -08:00
Alan Mishchenko f0044175ee Improvements to the parser. 2014-10-10 19:17:19 -07:00
Alan Mishchenko 69bd355467 Support for sequential designs in word-level Verilog. 2014-09-26 16:11:36 -07:00
Alan Mishchenko ffaad9ba10 Bug fix in handling MUXes in Verilog parser, induced by recent changes. 2014-09-24 09:05:40 -04:00
Alan Mishchenko a4d5a9b5bc Added support of word-level MUXes represented as 'always'-statements. 2014-09-24 00:22:18 -04:00
Alan Mishchenko 043cfcd775 Concurrency for Boolean matching. 2014-09-18 11:46:14 -07:00
Alan Mishchenko 69827a5a88 Improvements to word-level Verilog parser. 2014-09-17 15:20:04 -07:00
Alan Mishchenko ffd77ffedd Improvements to word-level Verilog parser. 2014-09-17 15:14:17 -07:00
Alan Mishchenko ec0b9b6b6e Improvements to word-level Verilog parser. 2014-09-16 22:08:22 -07:00
Alan Mishchenko dcb7d0d3fc New word-level representation package. 2014-09-12 13:40:48 -07:00