luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
1,015 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

637 Commits

Author SHA1 Message Date
Alan Mishchenko 3c0a9e0862 Switch -A <file_name> to specify file name for dumping abstrated model with &vta -d. 2012-06-21 20:20:26 -07:00
Alan Mishchenko 98d9d5a61f Added warning when a command is missing 2012-06-15 08:37:56 -07:00
Alan Mishchenko c6af9094c0 Changing 'if' to allow for delay optimization on sequential paths only. 2012-05-20 17:27:53 +07:00
Alan Mishchenko 37a3e07d91 Prevent network from being unmapped after equivalence checking. 2012-05-15 15:36:51 +07:00
Alan Mishchenko 54670783e0 Better resolution of CO drivers. Should impact the QoR after 'if'. 2012-05-15 15:28:42 +07:00
Alan Mishchenko 76539c1956 Added generation of multipliers in 'gen'. 2012-05-15 09:34:24 +07:00
Alan Mishchenko 675437b214 Preventing 'show' from unmapping the network. 2012-05-14 19:55:40 +07:00
Alan Mishchenko e37fb952da Included copyright statement into 'main.c'. 2012-05-11 09:26:36 +07:00
Alan Mishchenko 7452455155 Changing the rules of assigning the names when AIG is converted into a logic network. 2012-05-11 08:35:54 +07:00
Alan Mishchenko aa087d2513 Making sure cec -n and dsec -n do not remove the I/O names in the current network. 2012-05-08 13:37:19 +08:00
Alan Mishchenko 50fac8a098 Bug fix in fraig_restore. 2012-05-06 22:52:56 +08:00
Alan Mishchenko 959ac60956 Misc changes. 2012-05-01 08:04:31 +08:00
Alan Mishchenko 2c6faa0607 Compilation problem caused by multiple declarations. 2012-04-28 16:04:17 +07:00
Alan Mishchenko 78855cc952 Added supporting dual-output seq miters in &trim. 2012-04-28 04:19:26 +07:00
Alan Mishchenko 2bf7454b41 Added supporting dual-output seq miters in &iso. 2012-04-28 02:21:06 +07:00
Alan Mishchenko a4baba2c83 Misc changes. 2012-04-27 16:26:41 +07:00
Alan Mishchenko 590202e327 Set the failed output index if ORing of outputs was done in 'int'. 2012-04-27 16:14:40 +07:00
Alan Mishchenko 5f5dda9030 Updating the counter of finished frames when dumping intermediate abstraction in &vta. 2012-04-27 07:46:02 +07:00
Alan Mishchenko 5c683fc164 Adding iterative refinement to 'addbuffs'. 2012-04-14 15:06:41 -07:00
Alan Mishchenko 92ad58ffa2 Adding iterative refinement to 'addbuffs'. 2012-04-13 18:20:44 -07:00
Alan Mishchenko 7e21f01269 Updated used message for 'back_reach'. 2012-04-13 15:41:31 -07:00
Alan Mishchenko b1a57b2ae9 Adding iterative refinement to 'addbuffs'. 2012-04-11 16:29:08 -07:00
Alan Mishchenko 0184dab4de Adding iterative refinement to 'addbuffs'. 2012-04-11 16:00:09 -07:00
Alan Mishchenko 0d802453e4 Adding reverse order to 'addbuffs'. 2012-04-11 08:09:31 -07:00
Alan Mishchenko f380bb5ac1 Improving printouts of critical path. 2012-04-09 20:01:40 -07:00
Alan Mishchenko b9913732c4 Improving printouts of critical path. 2012-04-09 18:59:36 -07:00
Alan Mishchenko 0509440a45 Improving printouts of critical path. 2012-04-09 15:06:33 -07:00
Alan Mishchenko e908ff1cb9 Improving printouts of critical path. 2012-04-09 11:46:42 -07:00
Alan Mishchenko 48b47300e3 Added dumping abstracted model in &vta. 2012-04-07 12:43:17 -07:00
Alan Mishchenko c3d3ccf349 Better interface with the new code. 2012-04-06 22:03:00 -07:00
Alan Mishchenko 2c21e2de0d Improving printouts of critical path. 2012-04-06 13:31:03 -07:00
Alan Mishchenko 5de8e60b9f Improving printouts of critical path. 2012-04-06 12:52:26 -07:00
Alan Mishchenko 8c1513dfbc Improving printouts of critical path. 2012-04-06 00:45:58 -07:00
Alan Mishchenko 9eb1be8e53 Bug fix in 'addbuffs'. 2012-03-29 15:48:45 -07:00
Alan Mishchenko 3992e344ea Logic sharing for multi-input gates (silencing a warning). 2012-03-27 21:59:13 -07:00
Alan Mishchenko a21f2986aa Enabling mapping into multi-input AND/OR gates. 2012-03-27 20:15:02 -07:00
Alan Mishchenko 08253a50eb Logic sharing for multi-input gates (bug fix). 2012-03-26 20:21:05 -07:00
Alan Mishchenko a4144cf0d1 Making demiter dump files in the current directory. 2012-03-26 12:55:58 -07:00
Alan Mishchenko 16cf6bf1ca Logic sharing for multi-input gates. 2012-03-26 12:55:20 -07:00
Alan Mishchenko 45f07795ef Logic sharing for multi-input gates. 2012-03-25 23:10:35 -07:00
Alan Mishchenko 8ed3e40a52 Logic sharing for multi-input gates. 2012-03-25 22:47:08 -07:00
Alan Mishchenko 5f075adc19 Logic sharing for multi-input gates. 2012-03-25 16:58:40 -07:00
Alan Mishchenko b4df114e4a Logic sharing for multi-input gates. 2012-03-25 16:49:29 -07:00
Alan Mishchenko 309bcf2dec Logic sharing for multi-input gates. 2012-03-25 01:24:26 -07:00
Alan Mishchenko abb889fe6e Improving printouts of gates and support. 2012-03-24 13:15:37 -07:00
Alan Mishchenko aede5026b3 Silencing a gcc warning. 2012-03-23 22:55:45 -07:00
Alan Mishchenko 3abd9773a4 Enabled demitering dual-output miters. 2012-03-23 22:52:30 -07:00
Alan Mishchenko 1c31dbe786 Added command 'addbuffs' to create balanced CI/CO paths. 2012-03-23 22:29:25 -07:00
Alan Mishchenko 0792ab0eb6 Additional features for delay optimization 2012-03-21 23:19:49 -07:00
Alan Mishchenko f50ce3dbd9 Switching to a variable-page-size memory manager for clauses and proofs. 2012-03-21 17:13:39 -07:00