luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
3,442 Commits 27 Branches 57 Tags 58 MiB
Commit Graph

3442 Commits

Author SHA1 Message Date
Alan Mishchenko 2d1d315ece Supporting edge information during mapping. 2016-04-11 18:41:18 -07:00
Alan Mishchenko d0a0cf6395 Command &esop to convert AIG into ESOP. 2016-04-09 17:00:46 -07:00
Alan Mishchenko 8b07237bf5 Adding hashing of windows in &satlut. 2016-04-07 20:52:49 -07:00
Alan Mishchenko 3b694a7089 Adding AIG rehashing after LUT mapping in Gia. 2016-04-07 20:03:31 -07:00
Alan Mishchenko 26ec3868f6 Adding AIG rehashing after LUT mapping in Gia. 2016-04-07 19:16:51 -07:00
Alan Mishchenko 887f3c21cc Supporting edges in delay-optimization in &satlut. 2016-04-07 17:15:24 -07:00
Alan Mishchenko f05986f7b3 Supporting edges in delay-optimization in &satlut. 2016-04-07 15:54:50 -07:00
Alan Mishchenko 95ab749087 Supporting edges in delay-optimization in &satlut. 2016-04-07 13:20:41 -07:00
Alan Mishchenko b31b6fec77 Supporting edge information during mapping. 2016-04-06 15:43:03 -07:00
Alan Mishchenko ee17cbbf4b Supporting negative and reverse ranges of word-level variables in Wlc. 2016-04-04 18:09:41 -07:00
Alan Mishchenko ac7a799076 Improvements to delay-optimization in &satlut. 2016-04-04 14:27:14 -07:00
Alan Mishchenko 720082753f Improvements to delay-optimization in &satlut. 2016-04-04 12:51:05 -07:00
Alan Mishchenko 4a954c1b23 Improvements to delay-optimization in &satlut. 2016-04-04 08:43:22 -07:00
Alan Mishchenko e0ad9de7ea Improvements to delay-optimization in &satlut. 2016-04-03 16:44:13 -07:00
Alan Mishchenko d53161a7e1 Enabling native Gia visualization in &show. 2016-04-03 15:42:08 -07:00
Alan Mishchenko 9074d19d69 Allowing Cba manager to be derived from another Cba manager. 2016-04-02 16:04:15 -07:00
Alan Mishchenko 7724dfcca2 Windowing for technology mapping. 2016-03-30 21:51:50 -07:00
Alan Mishchenko 31430043c2 Windowing for technology mapping. 2016-03-29 20:16:30 -07:00
Alan Mishchenko e026f05ae3 Bug fix in truth table reading for funcs with less than 6 vars. 2016-03-28 10:18:17 -07:00
Alan Mishchenko 81b70c4d20 Corner-case bug fix in 'satclp' with conflict limit. 2016-03-25 13:51:05 -07:00
Alan Mishchenko 72ffddb0ad Sorting multiplier inputs based on the number of constant bits. 2016-03-24 17:45:51 -07:00
Alan Mishchenko ecb2780a72 Procedure to check inductive invariant for Gia package. 2016-03-21 15:47:29 -07:00
Alan Mishchenko a4d6e2f8c9 Typo in operator in Wlc_Ntk_t. 2016-03-18 20:47:21 -07:00
Alan Mishchenko 65ee47c515 Supporting bit-wise XNOR operator in Wlc_Ntk_t. 2016-03-18 13:58:22 +08:00
Alan Mishchenko b2ad140adb Supporting complemented reduction operators. 2016-03-11 15:12:52 +09:00
Alan Mishchenko 22a5ab19c8 Adding API to convert Genlib into a simple Liberty. 2016-03-11 00:15:13 +09:00
Alan Mishchenko 74328f52da Supporting complemented reduction operators. 2016-03-10 23:03:53 +09:00
Alan Mishchenko 847d661bee Change error to warning in 'scorr'. 2016-03-09 09:33:10 +09:00
Alan Mishchenko 73cbe319ff Bug fix in &fftest: not outputting test patterns when user test patterns are given. 2016-03-09 09:28:31 +09:00
Alan Mishchenko 12fac91fba Supporting ~^ as equality operator in Wlc. 2016-03-04 09:17:39 +09:00
Alan Mishchenko cf702af6f1 New hierarchical TT NPN matching. 2016-02-26 18:20:57 +08:00
Alan Mishchenko 5a47990043 Disabling formula cleaner to avoid problems with reading GENLIB on some libraries. 2016-02-21 18:15:05 -08:00
Alan Mishchenko 460a13a102 Re-doing the same change. 2016-02-15 00:27:27 -08:00
Alan Mishchenko e663db6638 Temporarily undoing one of the recent changes. 2016-02-15 00:26:59 -08:00
Alan Mishchenko c8962e94e2 Improving bit-blasting of a multiplier and squarer. 2016-02-13 18:51:42 -08:00
Alan Mishchenko 390a145f0a Adding support for a different bit-blasting of a multiplier and squarer. 2016-02-13 15:15:01 -08:00
Alan Mishchenko e0616441b3 Adding support for a different bit-blasting of a multiplier and squarer. 2016-02-12 09:46:49 -08:00
Alan Mishchenko 66796c3808 Experiments with SAT-based mapping. 2016-02-08 16:29:36 -08:00
Alan Mishchenko 67f4f1adae Experiments with SAT-based mapping. 2016-02-07 21:13:33 -08:00
Alan Mishchenko 59aea7639f Bug fix in liberty parser and change suggested by Clifford. 2016-02-07 12:54:13 -08:00
Alan Mishchenko 0224039132 Added recursive bit-blasting of a carry-lookahead adder. 2016-02-06 12:08:23 -08:00
Alan Mishchenko 355865e81b GENLIB parsing bug, which led to a crash. 2016-02-06 12:07:42 -08:00
Alan Mishchenko 76670892c2 Fixing the problem of identically named signals in 'retime'. 2016-02-05 16:21:37 -08:00
Alan Mishchenko fc1897fb18 Making flop names after 'retime' more meaningful. 2016-02-03 13:56:47 -08:00
Alan Mishchenko be35a13a4c Preserving internal signal names when 'strash' is not used. 2016-02-03 13:56:27 -08:00
Alan Mishchenko 8bcf8fd3c9 Supporting X-valued constants in Wlc_Ntk_t. 2016-02-02 16:40:29 -08:00
Alan Mishchenko 094c68f921 Supporting X-valued constants in Wlc_Ntk_t. 2016-02-02 16:20:19 -08:00
Alan Mishchenko c81b6cb515 Supporting X-valued constants in Wlc_Ntk_t. 2016-02-02 15:43:19 -08:00
Alan Mishchenko 02725c9eca An add-on to write Verilog for circuits mapped into simple gates. 2016-02-01 15:56:53 -08:00
Alan Mishchenko 81dade194e Rare bug fix in 'dch' resulting in choice nodes having internal fanout. 2016-01-31 16:38:49 -08:00