luke
/
abc
mirror of https://github.com/YosysHQ/abc.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

added a simple example; edited hgignore

This commit is contained in:
Yen-Sheng Ho 2017-02-18 09:10:45 -08:00
parent 1d3ff5338a
commit 16fda0bd24
2 changed files with 33 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
.hgignore
View File

@ -52,9 +52,14 @@ build/
*.rej *.rej
*.orig *.orig
tags
syntax: regexp syntax: regexp
^libabc.a$ ^libabc.a$
^abc$ ^abc$
^arch_flags$ ^arch_flags$
^cmake
^cscope

28
fsm.v Normal file
View File

@ -0,0 +1,28 @@
module fsm (out);
output out;
wire [2:0] ns;
wire [2:0] cs;
always @( ns or cs )
begin
case (cs)
0 : ns = 3'b010;
1 : ns = 3'b001;
2 : ns = 3'b000;
3 : ns = 3'b101;
4 : ns = 3'b001;
5 : ns = 3'b111;
6 : ns = 3'b001;
7 : ns = 3'b110;
endcase
end
assign out = cs == 3'b001;
wire [2:0] const0 = 3'h0;
CPL_FF#3 ff3 ( .q(cs), .qbar(), .d(ns), .clk(), .arst(), .arstval(const0) );
endmodule