luke
/
UberDDR3
mirror of https://github.com/AngeloJacobo/UberDDR3.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
UberDDR3/testbench/ARTY_S7
History
AngeloJacobo b54000f5f0 fix instantiation 2023-11-18 13:41:39 +08:00
..
verilog-uart@1363dc7678 added uart submodule 2023-08-17 11:36:15 +08:00
Arty-S7-50-Master.xdc add xdc file used to test controller in Arty-S7 2023-11-09 14:16:46 +08:00
arty_ddr3.v fix instantiation 2023-11-18 13:41:39 +08:00