1.0 KiB

Raw Blame History

DDR3_Controller

🚧 👷‍♂️ 👷‍♂️ UNDER CONSTRUCTION 👷‍♂️ 👷‍♂️ 🚧

Sequential Read

Sequential Read then Sequential Write

Random Access

Sequential Read Until Next Bank

PHY Interface

WRITE OPERATION

Sequential Write