UberDDR3/rtl
AngeloJacobo 058da90bfc changed SKIP_INTERNAL_TEST to BIST_MODE (0,1, or 2) 2025-02-09 09:45:30 +08:00
..
axi added self-refresh to vivado IP GUI, tested self-refresh on hardware with microblaze 2024-11-24 17:40:21 +08:00
ecc Revert "add self-refresh option, passing Simulation, ongoing formal" 2024-11-23 11:43:05 +08:00
spd added simulation and project demo with XADC 2025-01-12 14:55:43 +08:00
ddr3_controller.v add activate-to-activate delay, calibrate-able for both late-write-dq and early-read-dq, simulation passing for ddr3-1600! 2025-01-30 19:07:09 +08:00
ddr3_phy.v changed SKIP_INTERNAL_TEST to BIST_MODE (0,1, or 2) 2025-02-09 09:45:30 +08:00
ddr3_top.v changed SKIP_INTERNAL_TEST to BIST_MODE (0,1, or 2) 2025-02-09 09:45:30 +08:00