UberDDR3/formal/ddr3_singleconfig.sby

23 lines
342 B
Plaintext
Raw Normal View History

2023-03-02 13:11:10 +01:00
[options]
mode prove
2023-07-13 12:43:47 +02:00
depth 7 # minimum for 100MHz controller clk
2023-06-29 06:56:58 +02:00
#mode cover
#depth 50
2023-03-02 13:11:10 +01:00
[engines]
smtbmc
[script]
read -formal ddr3_controller.v
2023-06-22 13:44:37 +02:00
read -formal fwb_slave.v
2024-07-28 11:32:26 +02:00
read -formal ecc_dec.sv
read -formal ecc_enc.sv
2023-03-02 13:11:10 +01:00
prep -top ddr3_controller
2024-07-28 11:32:26 +02:00
2023-03-02 13:11:10 +01:00
[files]
./rtl/ddr3_controller.v
2024-06-10 10:44:41 +02:00
./formal/fwb_slave.v
2024-07-28 11:32:26 +02:00
./rtl/ecc/ecc_dec.sv
./rtl/ecc/ecc_enc.sv