luke
/
UberDDR3
mirror of https://github.com/AngeloJacobo/UberDDR3.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
UberDDR3/ddr3_dimm_micron_sim_behav....

379 lines
22 KiB
Plaintext
Raw Normal View History

added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
<wave_state>
</wave_state>
<db_ref_list>
<db_ref path="ddr3_dimm_micron_sim_behav.wdb" id="1">
<top_modules>
<top_module name="ddr3_dimm_micron_sim" />
<top_module name="glbl" />
</top_modules>
</db_ref>
</db_ref_list>
<zoom_setting>
added delay counters for debugging
2023-06-10 02:40:13 +02:00
<ZoomStartTime time="69,245.080 ns"></ZoomStartTime>
<ZoomEndTime time="69,267.821 ns"></ZoomEndTime>
<Cursor1Time time="69,248.900 ns"></Cursor1Time>
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
</zoom_setting>
<column_width_setting>
added delay counters for debugging
2023-06-10 02:40:13 +02:00
<NameColumnWidth column_width="267"></NameColumnWidth>
<ValueColumnWidth column_width="93"></ValueColumnWidth>
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
</column_width_setting>
added delay counters for debugging
2023-06-10 02:40:13 +02:00
<WVObjectSize size="82" />
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
<wvobject fp_name="divider869" type="divider">
<obj_property name="label">Model File</obj_property>
<obj_property name="DisplayName">label</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_controller_clk">
<obj_property name="ElementShortName">i_controller_clk</obj_property>
<obj_property name="ObjectShortName">i_controller_clk</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_ddr3_clk">
<obj_property name="ElementShortName">i_ddr3_clk</obj_property>
<obj_property name="ObjectShortName">i_ddr3_clk</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_ref_clk">
<obj_property name="ElementShortName">i_ref_clk</obj_property>
<obj_property name="ObjectShortName">i_ref_clk</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_rst_n">
<obj_property name="ElementShortName">i_rst_n</obj_property>
<obj_property name="ObjectShortName">i_rst_n</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_wb_cyc">
<obj_property name="ElementShortName">i_wb_cyc</obj_property>
<obj_property name="ObjectShortName">i_wb_cyc</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_wb_stb">
<obj_property name="ElementShortName">i_wb_stb</obj_property>
<obj_property name="ObjectShortName">i_wb_stb</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_wb_we">
<obj_property name="ElementShortName">i_wb_we</obj_property>
<obj_property name="ObjectShortName">i_wb_we</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/i_wb_addr">
<obj_property name="ElementShortName">i_wb_addr[23:0]</obj_property>
<obj_property name="ObjectShortName">i_wb_addr[23:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/i_wb_data">
<obj_property name="ElementShortName">i_wb_data[511:0]</obj_property>
<obj_property name="ObjectShortName">i_wb_data[511:0]</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/o_wb_stall">
<obj_property name="ElementShortName">o_wb_stall</obj_property>
<obj_property name="ObjectShortName">o_wb_stall</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/o_wb_ack">
<obj_property name="ElementShortName">o_wb_ack</obj_property>
<obj_property name="ObjectShortName">o_wb_ack</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/o_wb_data">
<obj_property name="ElementShortName">o_wb_data[511:0]</obj_property>
<obj_property name="ObjectShortName">o_wb_data[511:0]</obj_property>
<obj_property name="Radix">HEXRADIX</obj_property>
</wvobject>
added more pins to be debugged
2023-06-08 04:55:32 +02:00
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_wb_data_q">
<obj_property name="ElementShortName">o_wb_data_q[1:0][511:0]</obj_property>
<obj_property name="ObjectShortName">o_wb_data_q[1:0][511:0]</obj_property>
<obj_property name="Radix">HEXRADIX</obj_property>
<obj_property name="isExpanded"></obj_property>
</wvobject>
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ck_en">
<obj_property name="ElementShortName">ck_en</obj_property>
<obj_property name="ObjectShortName">ck_en</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/odt">
<obj_property name="ElementShortName">odt</obj_property>
<obj_property name="ObjectShortName">odt</obj_property>
</wvobject>
added delay counters for debugging
2023-06-10 02:40:13 +02:00
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/command_used">
<obj_property name="ElementShortName">command_used[63:0]</obj_property>
<obj_property name="ObjectShortName">command_used[63:0]</obj_property>
<obj_property name="Radix">ASCIIRADIX</obj_property>
</wvobject>
added more pins to be debugged
2023-06-08 04:55:32 +02:00
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/cs_n">
<obj_property name="ElementShortName">cs_n</obj_property>
<obj_property name="ObjectShortName">cs_n</obj_property>
</wvobject>
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ras_n">
<obj_property name="ElementShortName">ras_n</obj_property>
<obj_property name="ObjectShortName">ras_n</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/cas_n">
<obj_property name="ElementShortName">cas_n</obj_property>
<obj_property name="ObjectShortName">cas_n</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/we_n">
<obj_property name="ElementShortName">we_n</obj_property>
<obj_property name="ObjectShortName">we_n</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/reset_n">
<obj_property name="ElementShortName">reset_n</obj_property>
<obj_property name="ObjectShortName">reset_n</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/addr">
<obj_property name="ElementShortName">addr[13:0]</obj_property>
<obj_property name="ObjectShortName">addr[13:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ba_addr">
<obj_property name="ElementShortName">ba_addr[2:0]</obj_property>
<obj_property name="ObjectShortName">ba_addr[2:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/dq">
<obj_property name="ElementShortName">dq[63:0]</obj_property>
<obj_property name="ObjectShortName">dq[63:0]</obj_property>
added more pins to be debugged
2023-06-08 04:55:32 +02:00
<obj_property name="Radix">ASCIIRADIX</obj_property>
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_controller_clk">
<obj_property name="ElementShortName">i_controller_clk</obj_property>
<obj_property name="ObjectShortName">i_controller_clk</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_ddr3_clk">
<obj_property name="ElementShortName">i_ddr3_clk</obj_property>
<obj_property name="ObjectShortName">i_ddr3_clk</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/dqs">
<obj_property name="ElementShortName">dqs[7:0]</obj_property>
<obj_property name="ObjectShortName">dqs[7:0]</obj_property>
<obj_property name="isExpanded"></obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/dqs_n">
<obj_property name="ElementShortName">dqs_n[7:0]</obj_property>
<obj_property name="ObjectShortName">dqs_n[7:0]</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/o_ddr3_clk_p">
<obj_property name="ElementShortName">o_ddr3_clk_p</obj_property>
<obj_property name="ObjectShortName">o_ddr3_clk_p</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/o_ddr3_clk_n">
<obj_property name="ElementShortName">o_ddr3_clk_n</obj_property>
<obj_property name="ObjectShortName">o_ddr3_clk_n</obj_property>
</wvobject>
added delay counters for debugging
2023-06-10 02:40:13 +02:00
<wvobject fp_name="divider251" type="divider">
<obj_property name="label">Bank Track</obj_property>
<obj_property name="DisplayName">label</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/delay_before_read_counter_q">
<obj_property name="ElementShortName">delay_before_read_counter_q[7:0][3:0]</obj_property>
<obj_property name="ObjectShortName">delay_before_read_counter_q[7:0][3:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/delay_before_precharge_counter_q">
<obj_property name="ElementShortName">delay_before_precharge_counter_q[7:0][3:0]</obj_property>
<obj_property name="ObjectShortName">delay_before_precharge_counter_q[7:0][3:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/delay_before_activate_counter_q">
<obj_property name="ElementShortName">delay_before_activate_counter_q[7:0][3:0]</obj_property>
<obj_property name="ObjectShortName">delay_before_activate_counter_q[7:0][3:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/delay_before_write_counter_q">
<obj_property name="ElementShortName">delay_before_write_counter_q[7:0][3:0]</obj_property>
<obj_property name="ObjectShortName">delay_before_write_counter_q[7:0][3:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/bank_status_q">
<obj_property name="ElementShortName">bank_status_q[7:0]</obj_property>
<obj_property name="ObjectShortName">bank_status_q[7:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/bank_active_row_q">
<obj_property name="ElementShortName">bank_active_row_q[7:0][13:0]</obj_property>
<obj_property name="ObjectShortName">bank_active_row_q[7:0][13:0]</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/stage1_pending">
<obj_property name="ElementShortName">stage1_pending</obj_property>
<obj_property name="ObjectShortName">stage1_pending</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/stage2_pending">
<obj_property name="ElementShortName">stage2_pending</obj_property>
<obj_property name="ObjectShortName">stage2_pending</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/stage1_we">
<obj_property name="ElementShortName">stage1_we</obj_property>
<obj_property name="ObjectShortName">stage1_we</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/stage2_we">
<obj_property name="ElementShortName">stage2_we</obj_property>
<obj_property name="ObjectShortName">stage2_we</obj_property>
</wvobject>
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
<wvobject fp_name="divider870" type="divider">
<obj_property name="label">DDR3 Controller</obj_property>
<obj_property name="DisplayName">label</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/state_calibrate">
<obj_property name="ElementShortName">state_calibrate[4:0]</obj_property>
<obj_property name="ObjectShortName">state_calibrate[4:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/lane">
<obj_property name="ElementShortName">lane[6:0]</obj_property>
<obj_property name="ObjectShortName">lane[6:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/instruction_address">
<obj_property name="ElementShortName">instruction_address[4:0]</obj_property>
<obj_property name="ObjectShortName">instruction_address[4:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/dqs_store">
<obj_property name="ElementShortName">dqs_store[39:0]</obj_property>
<obj_property name="ObjectShortName">dqs_store[39:0]</obj_property>
<obj_property name="Radix">BINARYRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/dqs_start_index">
<obj_property name="ElementShortName">dqs_start_index[5:0]</obj_property>
<obj_property name="ObjectShortName">dqs_start_index[5:0]</obj_property>
</wvobject>
added more pins to be debugged
2023-06-08 04:55:32 +02:00
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/dqs_target_index">
<obj_property name="ElementShortName">dqs_target_index[5:0]</obj_property>
<obj_property name="ObjectShortName">dqs_target_index[5:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/dq_target_index">
<obj_property name="ElementShortName">dq_target_index[5:0]</obj_property>
<obj_property name="ObjectShortName">dq_target_index[5:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/dqs_target_index_orig">
<obj_property name="ElementShortName">dqs_target_index_orig[5:0]</obj_property>
<obj_property name="ObjectShortName">dqs_target_index_orig[5:0]</obj_property>
</wvobject>
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/dqs_start_index_repeat">
<obj_property name="ElementShortName">dqs_start_index_repeat[0:0]</obj_property>
<obj_property name="ObjectShortName">dqs_start_index_repeat[0:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/i_phy_iserdes_data">
<obj_property name="ElementShortName">i_phy_iserdes_data[511:0]</obj_property>
<obj_property name="ObjectShortName">i_phy_iserdes_data[511:0]</obj_property>
<obj_property name="Radix">HEXRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/i_phy_iserdes_dqs">
<obj_property name="ElementShortName">i_phy_iserdes_dqs[63:0]</obj_property>
<obj_property name="ObjectShortName">i_phy_iserdes_dqs[63:0]</obj_property>
<obj_property name="Radix">BINARYRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/i_phy_iserdes_bitslip_reference">
<obj_property name="ElementShortName">i_phy_iserdes_bitslip_reference[63:0]</obj_property>
<obj_property name="ObjectShortName">i_phy_iserdes_bitslip_reference[63:0]</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/i_phy_idelayctrl_rdy">
<obj_property name="ElementShortName">i_phy_idelayctrl_rdy</obj_property>
<obj_property name="ObjectShortName">i_phy_idelayctrl_rdy</obj_property>
</wvobject>
added more pins to be debugged
2023-06-08 04:55:32 +02:00
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_phy_inst/idelay_dqs">
<obj_property name="ElementShortName">idelay_dqs[7:0]</obj_property>
<obj_property name="ObjectShortName">idelay_dqs[7:0]</obj_property>
<obj_property name="isExpanded"></obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_phy_inst/idelay_data">
<obj_property name="ElementShortName">idelay_data[63:0]</obj_property>
<obj_property name="ObjectShortName">idelay_data[63:0]</obj_property>
<obj_property name="Radix">HEXRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_phy_inst/odelay_data">
<obj_property name="ElementShortName">odelay_data[63:0]</obj_property>
<obj_property name="ObjectShortName">odelay_data[63:0]</obj_property>
<obj_property name="Radix">ASCIIRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_phy_inst/odelay_dqs">
<obj_property name="ElementShortName">odelay_dqs[7:0]</obj_property>
<obj_property name="ObjectShortName">odelay_dqs[7:0]</obj_property>
<obj_property name="Radix">HEXRADIX</obj_property>
</wvobject>
<wvobject fp_name="divider136" type="divider">
<obj_property name="label">CMD</obj_property>
<obj_property name="DisplayName">label</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_controller_clk">
<obj_property name="ElementShortName">i_controller_clk</obj_property>
<obj_property name="ObjectShortName">i_controller_clk</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/i_ddr3_clk">
<obj_property name="ElementShortName">i_ddr3_clk</obj_property>
<obj_property name="ObjectShortName">i_ddr3_clk</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/cmd_d">
<obj_property name="ElementShortName">cmd_d[3:0][23:0]</obj_property>
<obj_property name="ObjectShortName">cmd_d[3:0][23:0]</obj_property>
<obj_property name="isExpanded"></obj_property>
<obj_property name="Radix">HEXRADIX</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_phy_inst/oserdes_cmd[23]">
<obj_property name="DisplayName">label</obj_property>
<obj_property name="ElementShortName">[23]</obj_property>
<obj_property name="ObjectShortName">[23]</obj_property>
<obj_property name="label">oserdes</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_phy_inst/cmd[23]">
<obj_property name="DisplayName">label</obj_property>
<obj_property name="ElementShortName">[23]</obj_property>
<obj_property name="ObjectShortName">[23]</obj_property>
<obj_property name="label">cmd</obj_property>
</wvobject>
<wvobject fp_name="divider143" type="divider">
<obj_property name="label">DQS</obj_property>
<obj_property name="DisplayName">label</obj_property>
</wvobject>
<wvobject type="logic" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/write_dqs_d">
<obj_property name="ElementShortName">write_dqs_d</obj_property>
<obj_property name="ObjectShortName">write_dqs_d</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/write_dqs">
<obj_property name="ElementShortName">write_dqs[2:0]</obj_property>
<obj_property name="ObjectShortName">write_dqs[2:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/write_dqs_val">
<obj_property name="ElementShortName">write_dqs_val[2:0]</obj_property>
<obj_property name="ObjectShortName">write_dqs_val[2:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_phy_inst/oserdes_dqs">
<obj_property name="ElementShortName">oserdes_dqs[7:0]</obj_property>
<obj_property name="ObjectShortName">oserdes_dqs[7:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_phy_inst/odelay_dqs">
<obj_property name="ElementShortName">odelay_dqs[7:0]</obj_property>
<obj_property name="ObjectShortName">odelay_dqs[7:0]</obj_property>
<obj_property name="Radix">HEXRADIX</obj_property>
<obj_property name="isExpanded"></obj_property>
</wvobject>
<wvobject fp_name="divider163" type="divider">
<obj_property name="label">DELAYS</obj_property>
<obj_property name="DisplayName">label</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_phy_odelay_data_cntvaluein">
<obj_property name="ElementShortName">o_phy_odelay_data_cntvaluein[4:0]</obj_property>
<obj_property name="ObjectShortName">o_phy_odelay_data_cntvaluein[4:0]</obj_property>
<obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_phy_odelay_dqs_cntvaluein">
<obj_property name="ElementShortName">o_phy_odelay_dqs_cntvaluein[4:0]</obj_property>
<obj_property name="ObjectShortName">o_phy_odelay_dqs_cntvaluein[4:0]</obj_property>
<obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_phy_idelay_data_cntvaluein">
<obj_property name="ElementShortName">o_phy_idelay_data_cntvaluein[4:0]</obj_property>
<obj_property name="ObjectShortName">o_phy_idelay_data_cntvaluein[4:0]</obj_property>
<obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/idelay_data_cntvaluein_prev">
<obj_property name="ElementShortName">idelay_data_cntvaluein_prev[4:0]</obj_property>
<obj_property name="ObjectShortName">idelay_data_cntvaluein_prev[4:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_phy_idelay_dqs_cntvaluein">
<obj_property name="ElementShortName">o_phy_idelay_dqs_cntvaluein[4:0]</obj_property>
<obj_property name="ObjectShortName">o_phy_idelay_dqs_cntvaluein[4:0]</obj_property>
<obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_phy_odelay_data_ld">
<obj_property name="ElementShortName">o_phy_odelay_data_ld[7:0]</obj_property>
<obj_property name="ObjectShortName">o_phy_odelay_data_ld[7:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_phy_odelay_dqs_ld">
<obj_property name="ElementShortName">o_phy_odelay_dqs_ld[7:0]</obj_property>
<obj_property name="ObjectShortName">o_phy_odelay_dqs_ld[7:0]</obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_phy_idelay_data_ld">
<obj_property name="ElementShortName">o_phy_idelay_data_ld[7:0]</obj_property>
<obj_property name="ObjectShortName">o_phy_idelay_data_ld[7:0]</obj_property>
<obj_property name="isExpanded"></obj_property>
</wvobject>
<wvobject type="array" fp_name="/ddr3_dimm_micron_sim/ddr3_top/ddr3_controller_inst/o_phy_idelay_dqs_ld">
<obj_property name="ElementShortName">o_phy_idelay_dqs_ld[7:0]</obj_property>
<obj_property name="ObjectShortName">o_phy_idelay_dqs_ld[7:0]</obj_property>
<obj_property name="isExpanded"></obj_property>
</wvobject>
added vivado gtkw for micron model simulation
2023-06-03 08:31:29 +02:00
</wave_config>