Files
OpenSTA/verilog
Deepashree Sengupta fbe9da3fb7 Fix for OpenSTA issue 398 and OpenROAD issue 9454 with regression (#401)
* Fix for OpenSTA issue 398 and OpenROAD issue 9454 with regression

Signed-off-by: dsengupta0628 <[email protected]>

* Incorporated feedbacks from previous version

Signed-off-by: dsengupta0628 <[email protected]>

* rename tests

Signed-off-by: dsengupta0628 <[email protected]>

* remove unnecessary newline

Signed-off-by: dsengupta0628 <[email protected]>

* Updated to use network_->portBitIterator

Signed-off-by: dsengupta0628 <[email protected]>

---------

Signed-off-by: dsengupta0628 <[email protected]>
2026-03-10 14:57:21 -07:00
..
2026-01-13 09:36:45 -07:00
2026-01-13 09:36:45 -07:00
2026-01-13 09:36:45 -07:00
2026-03-08 15:55:12 -07:00
2026-03-02 16:48:15 -08:00