OpenSTA/verilog/test/CMakeLists.txt

8 lines
82 B
CMake

sta_module_tests("verilog"
TESTS
bias_pins
bus
)
add_subdirectory(cpp)